Enabling AI Capability Through Chiplet Architecture
In this interview, Balaji Baktha, CEO and founder of Ventana Micro Systems, talks about the company’s progress since coming out of stealth just over two years ago.
Related Chiplet
- Optical Chiplet
- Reverse Gearbox Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
Related Videos
- Next-Gen AI Architecture Through Co-Packaged Optics
- Agile Silicon Will Open Chiplet Architectures Keep Pace with Fast-Evolving AI Dataflows
- Enabling an Open Chiplet Ecosystem with UCIe
- Intel Demonstrates First Fully Integrated Optical I/O Chiplet for More Scalable AI
Latest Videos
- Scaling up AI Compute, Memory and Connectivity
- CURIE: A Cycle-Accurate and Synthesizable UCIe Interface for the Agile Design and Co-Simulation of Chiplets
- Federated Chiplet Design and Simulation
- Custom HBM as a System: Co-designing the Base Die, Die to Die Power, and Package Thermals for AI Accelerators
- Bunch of Wires Flexi 1.0: a low-cost, low power D2D interface