Surface codes and modular chiplets in the presence of defects
By Sophia Lin (University of Chicago)
Fabrication errors pose a significant challenge in scaling up solid-state quantum devices to the sizes required for fault-tolerant quantum applications. In this talk I will present the paper, “Codesign of quantum error-correcting codes and modular chiplets in the presence of defects”, which combines two approaches to mitigate the resource overhead caused by fabrication errors: (1) leveraging the flexibility of a modular architecture, (2) adapting the procedure of quantum error correction to account for fabrication defects. As an extension to this topic, I hope to start a discussion on how fabrication errors affect the performance and resource overhead of other codes.
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related Videos
- Arm Viewpoints: Chiplets explained – the technology and economics behind the next wave of silicon innovation
- Impact of Chiplets, Heterogeneous Integration and Modularity on AI and HPC systems
- Electronica 2024 - Shaping the Future of Automotive Electronics with Chiplets and Sustainability
- Podcast: AI, Chiplets, and the Future of Semiconductors
Latest Videos
- 2026 Predictions from Alpahwave Semi, now part of Qualcomm
- Arm Viewpoints: Chiplets explained – the technology and economics behind the next wave of silicon innovation
- The State of Multi-Die: Insights and Customer Requirements
- Coding approaches for increasing reliability and energy efficiency of 3D technologies
- AI-Driven Thermal Prediction for Enhanced Reliability in 3D HBM Chiplets