EDGE and Lockheed Martin to Collaborate on Advanced Chiplet Design Capabilities
February 18, 2025 -- EDGE, one of the world’s leading advanced technology and defence groups, signed a Letter of Intent (LOI) with Lockheed Martin to collaborate on localising the design of advanced Chiplet-based processors for single-board computers.
Signed at the International Defence Exhibition & Conference 2025 (IDEX 2025), the LOI is aimed at enhancing the UAE’s competitiveness in the global aerospace and defence market through a ‘Chiplet Ecosystem Programme’. EDGE entity HALCON, a regional leader in the end-to-end manufacturing and production of smart weapon systems, will lead the strategic collaboration with Lockheed Martin to expand, diversify, and localise the UAE’s single-board computer electronics production capabilities.
The ‘Chiplet Ecosystem Programme’ is the latest development from HALCON’s Special Manufacturing Division and will complement the company’s advanced in-house printed circuit board (PCB) assembly facility.
Chiplet-based processors permit enhanced targeting and guidance through more sophisticated onboard computation, enabling advanced algorithms for target acquisition, tracking, and guidance. As high-performance processors, they can also efficiently handle data from multiple sensors simultaneously, providing real-time situational awareness.
Attendees can visit EDGE’s diverse portfolio at indoor stand 05-C20 in hall 5 and outdoor stand CP-270 until 21 February 2025.
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related News
- Tawazun and Lockheed Martin Sign Strategic Agreement to Establish UAE's Chiplet Design and Assembly Facility
- AMI Brings Firmware Expertise to Arm Total Design Ecosystem to Simplify and Accelerate Development for Arm-based Custom Chiplet Solutions
- Arm’s Chiplet System Architecture eyes ecosystem sweet spot
- Automotive Chiplet Ecosystem Heralds Agility and Flexibility
Latest News
- Imec unlocks system-level III-V chiplet integration on Si-CMOS by advancing its 300mm RF silicon interposer platform with high-density MIMCAPs, passive modeling, and laser-assisted bonding
- CoAsia SEMI Unveils Advanced Strategy for Next-Generation Chiplet Platform 'CoCs™' at Samsung SAFE Forum
- JCET Launches Next-Generation Power Module Packaging and Test Solutions for AI Data Centers
- As Chips Go Vertical, Metrology Struggles to Keep Up
- Silicon Box Secures SGD 100M Financing to Accelerate Growth in Advanced Packaging