Chiplet Interconnects Add Power And Signal Integrity Issues
More choices, interactions, and tiny dimensions create huge headaches.
By Adam Kovac, Semi Engineering (December 12th, 2024)
The flexibility and scalability offered by chiplets make them an increasingly attractive choice over planar SoCs, but the rollout of increasingly heterogeneous assemblies adds a variety of new challenges around the processing and movement of data.
Nearly all of the chiplets in use today were designed in-house by large systems companies and IDMs. Going forward, third-party chiplets will begin showing up in designs, as well, including some made by different foundries, and some pre-integrated with other chiplets into subsystems. This will significantly change the integration challenges, and it will require flexibility in the tools, assembly processes, and testing strategies, as well as the designs themselves.
To read the full article, click here
Related Chiplet
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
Related News
- Signal Integrity Plays Increasingly Critical Role In Chiplet Design
- Signal Integrity Designs at Organic Interposer CoWoS-R for HBM3-9.2Gbps High Speed Interconnection of 2.5D-IC Chiplets Integration
- Chiplets Add New Power Issues
- Wave Photonics Acquires Phoelex Chiplet IP to Power Datacoms & AI Growth
Latest News
- As AI Moves from Training to Inference, Optics Moves Closer to the Chip
- Arteris Announces Collaboration with IC-Link by imec to Accelerate Next-Gen AI and HPC Silicon
- Asahi Kasei Adds New Slitting Facility for SUNFORT™ to Meet Growing Demand for Advanced Semiconductor Packaging
- ACCM Introduces Celeritas SMC: A Production-Ready, Silicon-Matched Core for Advanced Packaging
- Socionext Addresses Datacenter Infrastructure Customer Demands for Advanced SoCs on TSMC A14 Technology