CEA-Leti Develops Active Optical Interposers to Connect Chiplets
By Pat Brans, EETimes Europe (October 1, 2024)
Researchers at Leti and companion institute CEA-List are developing active optical interposers that would connect a large number of chiplets with minimal latency.
In 2019, CEA-Leti became the first organization to demonstrate successful integration of chips onto an active interposer using 3D architecture. Researchers at Leti and companion institute CEA-List are now building on that work to develop active optical interposers that would connect a large number of chiplets with minimal latency. The effort targets complex systems-in-package as the industry produces chiplets in ever-increasing numbers on ever-larger wafers.
At the Leti Innovation Days 2024 event in Grenoble, France, this summer, EE Times Europe sat down with two CEA researchers to talk about the recently developed Starac, a chiplet-based optical network-on-chip (ONoC) demonstrator built on an active optical interposer that draws on Leti’s earlier achievements in electronic interposers. “We kept the capability to route information between chiplets without needing to hop between a lot of intermediate chiplets,” said Yvain Thonnart, senior researcher at CEA-List. “And by using photonics, we plan to reduce latency by a large factor over our previous work and compared with what’s done in industry today.”
To read the full article, click here
Related Chiplet
- High Performance Droplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
Related News
- Ayar Labs Unveils World's First UCIe Optical Chiplet for AI Scale-Up Architectures
- Alphawave Semi at the Forefront of PCIe® 7.0 Specification: Showcasing Next-Gen Chiplet Interoperability and Optical PCIe Technology at PCI-SIG® Developers Conference 2025
- How can in-package optical interconnects enhance chiplet generative AI performance?
- How does UCIe on chiplets enable optical interconnects in data centers?
Latest News
- Cadence Launches Partner Ecosystem to Accelerate Chiplet Time to Market
- Ambiq and Bravechip Cut Smart Ring Costs by 85% with New Edge AI Chiplet
- TI accelerates the shift toward autonomous vehicles with expanded automotive portfolio
- Where co-packaged optics (CPO) technology stands in 2026
- Qualcomm Completes Acquisition of Alphawave Semi