Bring Your Own RTL to Zero ASIC's Chiplet Ecosystem
Today, Zero ASIC is releasing a demo that shows how to create a custom EBRICK, a chiplet that can plug into our SiP design ecosystem. The demo can be found on GitHub at https://github.com/zeroasiccorp/ebrick-demo.
EBRICKs are chiplets with a standard interface and standard sizes, making it possible to mix and match them on a general-purpose silicon interposer. Zero ASIC is currently developing a catalog of standard EBRICKs, including a RISC-V CPU, a machine learning accelerator, and an FPGA. By combining these standard chiplets with a custom EBRICK containing the "secret sauce" for an application, high-performance hardware products can be developed in a cost- and time-efficient manner.
In the demo, we show how our tools switchboard and SiliconCompiler make it easy to verify a custom EBRICK design and generate a physical implementation. The intent is that the demo repository may be used as a template for building custom EBRICKs, where the demo logic is replaced with a user's custom logic.
To read the full article, click here
Related Blogs
- Arm Ecosystem Collaborates on Standards to Enable a Thriving Chiplet Market
- Arm Ecosystem Collaborates on Standards to Enable a Thriving Chiplet Market
- How to Streamline Your Advanced Package (Chiplet, 3DIC) Interconnect Designs
- From Spec to Silicon: Successful Physical AI System Chiplet Bring-Up
Latest Blogs
- Beyond the Die Boundary: How Arteris Multi-Die Technology Is Redefining AI System Design
- Riding the Tide Toward Open Ecosystem-Based Chiplet Integration―Hitachi’s Efforts to Overcome Industry-wide Challenges with Quality Improvement Technology
- 3D IC design for the AI era: an EDA perspective
- When the Package Becomes an Electrical Design Variable
- Chiplet Closure Should Not End at Signoff