UMI: Extending Chiplet Interconnect Standards To Deal With The Memory Wall
With the Open Compute Project (OCP) Summit upon us, it’s an appropriate time to talk about chiplet interconnect (in fact the 2024 OCP Summit has a whole day dedicated to the multi-die topic, on October 17). Of particular interest is the Bunch of Wires (BoW) interconnect specification that continues to evolve.
At OCP there will be an update and working group looking at version 2.1 of BoW. (That will be at 9:45 a.m. on Thursday, October 17, followed later that day by an overview of a solution called the Universal Memory Interface that can be added to BoW to specifically target the growing memory wall challenge facing multi-die design.) We believe all memory-bound SiP designs can benefit from advantages offered by UMI. Here’s why it’s important:
To read the full article, click here
Related Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Interconnect Chiplet
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related Blogs
- Arm Ecosystem Collaborates on Standards to Enable a Thriving Chiplet Market
- Synopsys and Alchip Accelerate IO & Memory Chiplet Design for Multi-Die Systems
- Arm Ecosystem Collaborates on Standards to Enable a Thriving Chiplet Market
- The Chiplet Center of Excellence sets new standards for the automotive industry