Advancing 3D IC Design for AI Innovation
We are on the brink of an AI-driven era, with soaring demand for high-performance AI chips in data centers. In fact, one could argue that there has never been a better time to be in the semiconductor industry, as our innovations are unlocking tremendous opportunities in artificial intelligence.
As next-generation AI chip designs grow larger and more complex, the market’s timeframes continue to tighten, heightening the need for advanced chips that are both more powerful and energy-efficient. At the TSMC 2024 North America Open Innovation Platform® (OIP) Ecosystem Forum, we met with both design partners and customers to explore how TSMC and the broader semiconductor sector are collaborating to tackle these challenges and seize emerging opportunities.
TSMC is advancing the 3D IC design ecosystem to foster system-level innovation through enhanced collaboration with partners, customers, and foundries. Working with our OIP ecosystem partners, we are utilizing AI and machine learning to significantly improve 3D IC design productivity and optimize design power, performance, area (PPA), and quality of results (QoR). As a proud member of the 3Dblox committee, we are working with other committee members to drive the next evolution of the 3Dblox standard, significantly boosting the 3D IC design efficiency and pushing the industry forward. Together with our OIP partners, we are tackling the multi-physics challenges inherent in 3D IC architectures, helping our mutual customers achieve precise and optimized designs on the latest TSMC 3DFabric® technologies.
Related Chiplet
- Direct Chiplet Interface
- HBM3e Advanced-packaging chiplet for all workloads
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
- UCIe based 8-bit 48-Gsps Transceiver
- UCIe based 12-bit 12-Gsps Transceiver
Related Blogs
- How Cadence Is Expanding Innovation for 3D-IC Design
- The Automotive Industry's Next Leap: Why Chiplets Are the Fuel for Innovation
- 3D IC Design Ecosystem Panel at #61DAC
- Using Voltus IC Power Integrity to Overcome 3D-IC Design Challenges
Latest Blogs
- Scaling AI Data Centers: The Role of Chiplets and Connectivity
- Is a GPU, ASIC or chiplet-based SoC better for AI as we switch from training to inference?
- Siemens EDA intros next-gen ESD; focus on chiplet-design kits (CDK)
- Accelerating the AI Economy through Heterogeneous Integration
- Outlook 2025: Embracing Chiplets