RapidChiplet: A Toolchain for Rapid Design Space Exploration of Chiplet Architectures
By Patrick Iff, Benigna Bruggmann, Maciej Besta, Luca Benini, Torsten Hoefler (ETH Zurich)
Chiplet architectures are a promising paradigm to overcome the scaling challenges of monolithic chips. Chiplets offer heterogeneity, modularity, and cost-effectiveness. The design space of chiplet architectures is huge as there are many degrees of freedom such as the number, size and placement of chiplets, the topology of the inter-chiplet interconnect and many more. Existing tools for cost and performance prediction are often too slow to explore this design space. We present RapidChiplet, a fast, open-source toolchain to predict latency and throughput of the inter-chiplet interconnect, as well as a chip's manufacturing cost and thermal stability.
To read the full article, click here
Related Chiplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related Technical Papers
- Muchisim: A Simulation Framework for Design Exploration of Multi-Chip Manycore Systems
- ATSim: A Fast and Accurate Simulation Framework for 2.5D/3D Chiplet Thermal Design Optimization
- Inter-Layer Scheduling Space Exploration for Multi-model Inference on Heterogeneous Chiplets
- Cambricon-LLM: A Chiplet-Based Hybrid Architecture for On-Device Inference of 70B LLM
Latest Technical Papers
- Chiplet-Based RISC-V SoC with Modular AI Acceleration
- Near-energy-free photonic Fourier transformation for convolution operation acceleration
- Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems
- Material Needs and Measurement Challenges for Advanced Semiconductor Packaging: Understanding the Soft Side of Science
- Leveraging 3D Technologies for Hardware Security: Opportunities and Challenges