Dual-Stripline Configuration for Efficient Routing in Chiplet Interconnects
By Shekar Geedimatla,Jayaprakash Balachandran,Midhun Vysakham,Srinivas Venkataraman,Shalabh Gupta
Routing density is becoming in big challenge in die-to-die interconnects. In this paper, we propose use of the dual-stripline configuration for routing signals in high-density interconnects. The scheme can improve the routing density by up to 33% when compared with the conventionally used stripline configuration. To address the challenges of crosstalk due to the proximity between vertically adjacent signal lines, halfpitch offset between lines on vertically adjacent layers has been proposed. The proposed routing scheme has been validated using 3D full-wave electromagnetic simulations. The simulations show that the scheme can be used for increasing the routing density in the Bunch-of-wires interface by 25%, while meeting all the Bunch-of-wires channel specifications, which include eye-opening value above 60% unit interval at a bit error rate of 10−15, with data rates of 16 Gbps per wire.
To read the full article, click here
Related Chiplet
- Automotive AI Accelerator
- Direct Chiplet Interface
- HBM3e Advanced-packaging chiplet for all workloads
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
- UCIe based 8-bit 48-Gsps Transceiver
Related Technical Papers
- High-Bandwidth Chiplet Interconnects for Advanced Packaging Technologies in AI/ML Applications: Challenges and Solutions
- Defect Analysis and Built-In-Self-Test for Chiplet Interconnects in Fan-out Wafer-Level Packaging
- ChipAI: A scalable chiplet-based accelerator for efficient DNN inference using silicon photonics
- The chiplet universe is coming: What’s in it for you?
Latest Technical Papers
- FoldedHexaTorus: An Inter-Chiplet Interconnect Topology for Chiplet-based Systems using Organic and Glass Substrates
- ChipletQuake: On-die Digital Impedance Sensing for Chiplet and Interposer Verification
- ATPlace2.5D: Analytical Thermal-Aware Chiplet Placement Framework for Large-Scale 2.5D-IC
- Advanced Chiplet Placement and Routing Optimization considering Signal Integrity
- Building Advanced 3D Devices with DBI®