Issues In Ramping Advanced Packaging
Multi-die assemblies require significantly more test data than a monolithic chip. Thermal mismatch between different layers can cause warping, which puts stress on the bonds that connect those layers, resulting in failures during testing. The big problem is that traditional daisy-chained test approaches cannot pinpoint where problems are occurring. Instead, they provide a go/no-go for the entire system. Jack Lewis, chief technologist at Modus Test, talks with Semiconductor Engineering about how to obtain data at critical points, how to isolate it from other data, and how much data is required to identify real and latent defects.
Related Chiplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related Videos
- Onshoring Advanced Packaging in the United States
- GENIOEVO™ – Architectural Exploration and Connectivity Management in Advanced Packaging
- Propelling AI forward through Advanced Packaging Creativity
- Chiplets and Next-gen Packaging Technologies in University Education
Latest Videos
- Chiplet Package that Balances High Performance and Low Power Consumption
- The Architecture of "Open" Intelligence
- OCP Summit 2025: Eddie Ramirez, Arm on Leveraging Chiplets For AI Infra
- Standardizing the Chiplet Era: Inside Look at Arm's Chiplet Ecosystem
- Applied Materials’ Kinex™ Integrated Hybrid Bonding System