Design and Assembly of an Automotive-Grade Chiplet-Based Multiple Systems-on-Chip
By Francois Piednoel, Athos Silicon
The presentation introduces a unified compute architecture for safety-critical systems in robotics, automotive, and avionics, forming the foundation for the next generation of safe autonomy. Francois Piednoel, Chief mSoC™ Architect, explains how the mSoC™ integrates power management, scheduling, and hardware voting into a single control framework. The system dynamically manages power across redundant cores, ensures safe and deterministic real-time task scheduling, and uses hardware voting to maintain trust in outputs even during hardware faults. This approach eliminates single points of failure and simplifies the path to ASIL-D and aerospace-grade certification.
Related Chiplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related Videos
- Revolutionizing System Design: Impact of Chiplets and Heterogeneous Integration on AI Server
- Optimizing Chiplet architectures of RISC-V clusters, GPU and DNN using System-Level IP
- Unpacking 3D IC microarchitecture: Challenges, solutions, and the future of chiplet design
- The hidden heat challenge of 3D IC: and what designers need to know
Latest Videos
- Coding approaches for increasing reliability and energy efficiency of 3D technologies
- AI-Driven Thermal Prediction for Enhanced Reliability in 3D HBM Chiplets
- Rearchitecting AI Infrastructure with General Purpose and Accelerator Chiplets
- UCIe Based Chiplet Ecosystem Interoperable Testbench for Multi Vendor IP Integration
- From ASIC Startups to Chiplets: Decades of Semiconductor Leadership and Innovation | Kash Johal