Tying Together Chiplets using Network-on-Chip
No one wants to design high performance chips from the ground up. Taking advantage of IP such as processors and network-on-chips (NoC) allows designers to quickly configure and build chiplet-based solutions.
Baya Systems' Kent Orthner talks about the company's tools and how NoCs can use UCIe and the Bunch of Wires (BoW) for off-chiplet communication.
Brought to you by Electronic Design
Related Chiplet
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
Related Videos
- Unleashing Chiplet potential with BoW - "The Knot That Ties Chiplets Together"
- Benefits And Challenges Of Using Chiplets
- The UCIe™ 1.1 Specification: Future Applications of Chiplets
- IBM Research: Benefits and challenges of Chiplets
Latest Videos
- 2026 DRAM and Advanced Packaging Master Class
- Chiplets, RISC-V, and Europe's AI Silicon Ambition
- Driving the Future of Automotive Compute with UCIe
- A Physics-Informed Neural Network Surrogate for Runtime PDN and Dynamic Droop Prediction in 2.5-D Chiplet Integration
- A Chiplet Interface Model for System-Level PPA Exploration