Tying Together Chiplets using Network-on-Chip
No one wants to design high performance chips from the ground up. Taking advantage of IP such as processors and network-on-chips (NoC) allows designers to quickly configure and build chiplet-based solutions.
Baya Systems' Kent Orthner talks about the company's tools and how NoCs can use UCIe and the Bunch of Wires (BoW) for off-chiplet communication.
Brought to you by Electronic Design
Related Chiplet
- Optical Chiplet
- Reverse Gearbox Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
Related Videos
- Unleashing Chiplet potential with BoW - "The Knot That Ties Chiplets Together"
- Benefits And Challenges Of Using Chiplets
- The UCIe™ 1.1 Specification: Future Applications of Chiplets
- IBM Research: Benefits and challenges of Chiplets
Latest Videos
- The European Chip Ecosystem
- Scaling up AI Compute, Memory and Connectivity
- CURIE: A Cycle-Accurate and Synthesizable UCIe Interface for the Agile Design and Co-Simulation of Chiplets
- Federated Chiplet Design and Simulation
- Custom HBM as a System: Co-designing the Base Die, Die to Die Power, and Package Thermals for AI Accelerators