Tying Together Chiplets using Network-on-Chip
No one wants to design high performance chips from the ground up. Taking advantage of IP such as processors and network-on-chips (NoC) allows designers to quickly configure and build chiplet-based solutions.
Baya Systems' Kent Orthner talks about the company's tools and how NoCs can use UCIe and the Bunch of Wires (BoW) for off-chiplet communication.
Brought to you by Electronic Design
Related Chiplet
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
Related Videos
- Unleashing Chiplet potential with BoW - "The Knot That Ties Chiplets Together"
- Benefits And Challenges Of Using Chiplets
- The UCIe™ 1.1 Specification: Future Applications of Chiplets
- IBM Research: Benefits and challenges of Chiplets
Latest Videos
- Zero trust in silicon: The new security imperative for chiplet-based 3D ICs
- Beyond the data pipe: Why connectivity IP is now the system-critical layer in every 3D IC
- An Automated Interconnect Modeling Framework for Rapid Cryptolet Design Space Exploration
- DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation
- The Evolution Of UCIe