Ready to Level-up your SOC/Chiplet Design? : Optimizing the IP-driven Approach
By Prathna Sekar, Keysight Design Software
Keysight’s IP and Data Management group talks about using its solutions to optimize SOC and chiplet design methodologies with IP-driven development.
Related Chiplet
- Optical Chiplet
- Reverse Gearbox Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
Related Videos
- Thermal Comparison between Monolithic and Chiplet ASIC Design
- How Chiplets will Revolutionize the Electronic Design World
- Multi-Die Systems Set the Stage for Innovation
- Paving the way for the Chiplet Ecosystem
Latest Videos
- The European Chip Ecosystem
- Scaling up AI Compute, Memory and Connectivity
- CURIE: A Cycle-Accurate and Synthesizable UCIe Interface for the Agile Design and Co-Simulation of Chiplets
- Federated Chiplet Design and Simulation
- Custom HBM as a System: Co-designing the Base Die, Die to Die Power, and Package Thermals for AI Accelerators