Ready to Level-up your SOC/Chiplet Design? : Optimizing the IP-driven Approach
By Prathna Sekar, Keysight Design Software
Keysight’s IP and Data Management group talks about using its solutions to optimize SOC and chiplet design methodologies with IP-driven development.
Related Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
Related Videos
- Thermal Comparison between Monolithic and Chiplet ASIC Design
- How Chiplets will Revolutionize the Electronic Design World
- Multi-Die Systems Set the Stage for Innovation
- Paving the way for the Chiplet Ecosystem
Latest Videos
- Mark Papermaster at World Summit AI 2026 Talks Holistic Computing, Chiplets and AI Sovereignty
- Accelerating Chiplet SoC Development with Standards-Based Frameworks and Automated Design Flows
- Qualcomm's Tony Pialis on Dragonfly and the Data Movement Wall
- From silos to system: Sujit Sharan on the cultural and technical shift 3D IC demands
- Advancing 3DIC Technologies to Propel AI Innovations