Ready to Level-up your SOC/Chiplet Design? : Optimizing the IP-driven Approach
By Prathna Sekar, Keysight Design Software
Keysight’s IP and Data Management group talks about using its solutions to optimize SOC and chiplet design methodologies with IP-driven development.
Related Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
Related Videos
- Thermal Comparison between Monolithic and Chiplet ASIC Design
- How Chiplets will Revolutionize the Electronic Design World
- Multi-Die Systems Set the Stage for Innovation
- Paving the way for the Chiplet Ecosystem
Latest Videos
- From Transistors to AI: The Chiplet Revolution with Ramune Nagisetty
- Scaling AI with Chiplets & CPO
- Open Interconnect Innovations: A Deep Dive into the UALink Chiplet Specification Tutorial
- From chips to silicon destiny: The next wave of 3D IC
- How Chiplets are Helping to Democratize Semiconductor Design with Mohit Gupta, CEO of TYLsemi