How to Simulate Chiplets 3x Faster with Xcelium
Chiplet-based designs are powerful, but testing them can be painfully slow. In this whiteboard video, we explain how Cadence’s Xcelium Distributed Simulation App helps engineers run multi-die simulations up to three times faster. Join our Industry expert from Samsung Semiconductor Research India, who breaks down the chiplet complexity into simple vocabulary and helps understand the aspects of multi-die simulations.
Related Chiplet
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
Related Videos
- How to accelerate innovation in IC technology with chiplets and 3D ICs
- Getting Moore with Less: How Chiplets and Open Interconnect Accelerate Cloud-Optimized AI Silicon
- Unleashing Chiplet potential with BoW - "The Knot That Ties Chiplets Together"
- Rapid Innovation with Chiplets and FPGAs
Latest Videos
- 2026 DRAM and Advanced Packaging Master Class
- Chiplets, RISC-V, and Europe's AI Silicon Ambition
- Driving the Future of Automotive Compute with UCIe
- A Physics-Informed Neural Network Surrogate for Runtime PDN and Dynamic Droop Prediction in 2.5-D Chiplet Integration
- A Chiplet Interface Model for System-Level PPA Exploration