Cost And Quality Of Chiplets
Chiplets add a whole new challenge for the semiconductor industry. How much testing is enough? How do you optimize system binning? What’s the right amount of burn-in? The answers to these questions will vary, depending upon cost and quality tradeoffs, the number and source of the chiplets, and real-world workloads and projected lifespans. Marc Jacobs, senior director of solutions architecture at PDF Solutions, talks with Semiconductor Engineering about the importance of collecting and analyzing data in heterogeneous designs, as well as the need to get it to the testers at the precise moment because not everything needs to be tested the same way.
Related Chiplet
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
Related Videos
- IBM Research: Benefits and challenges of Chiplets
- Surface codes and modular chiplets in the presence of defects
- Investigating Chiplets for Scalable and Cost Effective HPC Beyond Exascale
- Revolutionizing System Design: Impact of Chiplets and Heterogeneous Integration on AI Server
Latest Videos
- Beyond the data pipe: Why connectivity IP is now the system-critical layer in every 3D IC
- An Automated Interconnect Modeling Framework for Rapid Cryptolet Design Space Exploration
- DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation
- The Evolution Of UCIe
- Blueprint for AI Hardware But with Instructions: Pre-Validated Chiplet Building Blocks