Advanced CPO Integrated by CoWoS and COUPE
By Dr. Shang Y. Hou
Director, High Performance Packaging Integration
TSMC
CoWoS is widely used for high performance network switch and AI accelerators. This talk will explore the rationale behind advanced Co-packaged Optics (CPO) based on CoWoS and COUPE, highlighting how these innovations are driving high-bandwidth, energy-efficient data connectivity. I will discuss the current development status, share insights into technical challenges, and provide a forward-looking perspective on future advancements in CPO packaging technology.
Related Chiplet
- Optical Chiplet
- Reverse Gearbox Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
Related Videos
- IBM Research: Benefits and challenges of Chiplets
- Chiplets and Next-gen Packaging Technologies in University Education
- Rapid Innovation with Chiplets and FPGAs
- Chiplets in 2029 and How We Got There
Latest Videos
- The European Chip Ecosystem
- Scaling up AI Compute, Memory and Connectivity
- CURIE: A Cycle-Accurate and Synthesizable UCIe Interface for the Agile Design and Co-Simulation of Chiplets
- Federated Chiplet Design and Simulation
- Custom HBM as a System: Co-designing the Base Die, Die to Die Power, and Package Thermals for AI Accelerators