Advanced CPO Integrated by CoWoS and COUPE
By Dr. Shang Y. Hou
Director, High Performance Packaging Integration
TSMC
CoWoS is widely used for high performance network switch and AI accelerators. This talk will explore the rationale behind advanced Co-packaged Optics (CPO) based on CoWoS and COUPE, highlighting how these innovations are driving high-bandwidth, energy-efficient data connectivity. I will discuss the current development status, share insights into technical challenges, and provide a forward-looking perspective on future advancements in CPO packaging technology.
Related Chiplet
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
Related Videos
- IBM Research: Benefits and challenges of Chiplets
- Chiplets and Next-gen Packaging Technologies in University Education
- Rapid Innovation with Chiplets and FPGAs
- Chiplets in 2029 and How We Got There
Latest Videos
- Driving the Future of Automotive Compute with UCIe
- A Physics-Informed Neural Network Surrogate for Runtime PDN and Dynamic Droop Prediction in 2.5-D Chiplet Integration
- A Chiplet Interface Model for System-Level PPA Exploration
- Zero trust in silicon: The new security imperative for chiplet-based 3D ICs
- Beyond the data pipe: Why connectivity IP is now the system-critical layer in every 3D IC