Advanced CPO Integrated by CoWoS and COUPE
By Dr. Shang Y. Hou
Director, High Performance Packaging Integration
TSMC
CoWoS is widely used for high performance network switch and AI accelerators. This talk will explore the rationale behind advanced Co-packaged Optics (CPO) based on CoWoS and COUPE, highlighting how these innovations are driving high-bandwidth, energy-efficient data connectivity. I will discuss the current development status, share insights into technical challenges, and provide a forward-looking perspective on future advancements in CPO packaging technology.
Related Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
Related Videos
- IBM Research: Benefits and challenges of Chiplets
- Chiplets and Next-gen Packaging Technologies in University Education
- Rapid Innovation with Chiplets and FPGAs
- Chiplets in 2029 and How We Got There
Latest Videos
- From Transistors to AI: The Chiplet Revolution with Ramune Nagisetty
- Scaling AI with Chiplets & CPO
- Open Interconnect Innovations: A Deep Dive into the UALink Chiplet Specification Tutorial
- From chips to silicon destiny: The next wave of 3D IC
- How Chiplets are Helping to Democratize Semiconductor Design with Mohit Gupta, CEO of TYLsemi