Advanced CPO Integrated by CoWoS and COUPE
By Dr. Shang Y. Hou
Director, High Performance Packaging Integration
TSMC
CoWoS is widely used for high performance network switch and AI accelerators. This talk will explore the rationale behind advanced Co-packaged Optics (CPO) based on CoWoS and COUPE, highlighting how these innovations are driving high-bandwidth, energy-efficient data connectivity. I will discuss the current development status, share insights into technical challenges, and provide a forward-looking perspective on future advancements in CPO packaging technology.
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related Videos
- IBM Research: Benefits and challenges of Chiplets
- Chiplets and Next-gen Packaging Technologies in University Education
- Rapid Innovation with Chiplets and FPGAs
- Chiplets in 2029 and How We Got There
Latest Videos
- 2026 Predictions from Alpahwave Semi, now part of Qualcomm
- Arm Viewpoints: Chiplets explained – the technology and economics behind the next wave of silicon innovation
- The State of Multi-Die: Insights and Customer Requirements
- Coding approaches for increasing reliability and energy efficiency of 3D technologies
- AI-Driven Thermal Prediction for Enhanced Reliability in 3D HBM Chiplets