Electrothermal co-optimization of 2.5D power distribution network with TTSV cooling
By Yang Wang, Changle Zhi, Gang Dong, Daihang Liu, Deguang Yang & Zhangming Zhu
Xidian University, China
Abstract
Thermal and power integrity management remains a fundamental challenge in 2.5-dimensional (2.5D) integrated microsystem design. This paper proposes an electrothermal co-optimization design methodology for a 2.5D power distribution network with thermal through silicon via (TTSV) cooling. A hybrid metaheuristic optimization algorithm is presented to optimize the multi-objective function in terms of both the electrothermal properties and manufacturing cost. The proposed approach achieves an optimal solution (minimum fitness value = 310.3) for TTSV scaling and chiplet placement, albeit with increased computational complexity. Compared to the finite element simulation results, the average absolute errors of the impedance and temperature values obtained from the optimization are 3.97 and 0.35, respectively. The proposed method is effective in enhancing thermal management, satisfying power and signal integrity requirements, and minimizing manufacturing costs.
To read the full article, click here
Related Chiplet
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
Related Technical Papers
- Co-Optimization of Power Delivery Network Design for 3-D Heterogeneous Integration of RRAM-Based Compute In-Memory Accelerators
- Inter-chip Clock Network Synthesis on Passive Interposer of 2.5D Chiplet Considering Transmission Line Effect
- Thermo-mechanical co-design of 2.5D flip-chip packages with silicon and glass interposers via finite element analysis and machine learning
- Thermo-mechanical reliability evaluation and comparative fatigue assessment of 2.5D chiplet packages with viscoelastic C4 underfill
Latest Technical Papers
- Hardware Design and Security in the Era of Chiplets and LLMs
- DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation
- APEX: an Adaptive Photonic-Electronic Chiplet Interconnection Architecture for DNN Inference
- Formal Foundations for Known Good Reliable Die Screening in Chiplet-Based AI Systems-on-Chip
- Optimization of Test-Access Architectures and Test Scheduling for 2.5D/3D Integration