QBX: A Compiler for 2-local Qubit Hamiltonian Simulation on Quantum Chiplets
By Zikun Li, Zhuoming Chen, Zhihao Jia
Carnegie Mellon University, USA

Absract
2-local qubit Hamiltonian simulation, a fundamental task in quantum computing, is widely applied in various applications. This paper presents QBX, the first quantum compiler designed for 2-local qubit Hamiltonian simulation on quantum chiplet architectures. Existing general-purpose quantum compilers for chiplet architectures target quantum programs at the gate level and miss optimizations requiring high-level semantics of Hamiltonian simulation. Conversely, existing domain-specific compilers for Hamiltonian simulation are designed for monolithic architectures, and their limited scalability and inability to adapt to the heterogeneity of chiplet architectures lead to sub-optimal circuit outputs. QBX implements a scalable hierarchical approach to reduce both the amount and distance of cross-chiplet communications. It integrates the highway mechanism, a chiplet-oriented solution for efficient long-range qubit communication, to diminish cross-chiplet interaction costs. Furthermore, QBX efficiently aggregates 2-local Pauli strings into multi-target controlled gates, harnessing highways for deep optimization. Our evaluations show that QBX markedly outperforms both general-purpose and domain-specific compilers in circuit depth and operation count, while scaling to much larger 2-local Hamiltonian simulations.
To read the full article, click here
Related Chiplet
- Optical Chiplet
- Reverse Gearbox Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
Related Technical Papers
- MECH: Multi-Entry Communication Highway for Superconducting Quantum Chiplets
- Codesign of quantum error-correcting codes and modular chiplets in the presence of defects
- Chipmunq: Fault-Tolerant Compiler for Chiplet Quantum Architectures
- Chipmunq: A Fault-Tolerant Compiler for Chiplet Quantum Architectures
Latest Technical Papers
- Beyond Host-Side Control: HBM Controller Partitioning Across Host and HBM Base Dies
- Chiplet-NAS: Chiplet-aware Neural Architecture Search for Efficient AI Inference on 2.5D Integration
- Scaling Up Analog CIM: A Simulation Framework for Topology-Aware Mapping
- AI-Based Image Enhancement Improves Detection of Interconnect Defects in Microelectronic Packaging
- Embodied Emissions of 2.5D and 3D Scaling in Chipletized GPUs for Low-Carbon AI