Dual-Stripline Configuration for Efficient Routing in Chiplet Interconnects
By Shekar Geedimatla,Jayaprakash Balachandran,Midhun Vysakham,Srinivas Venkataraman,Shalabh Gupta
Routing density is becoming in big challenge in die-to-die interconnects. In this paper, we propose use of the dual-stripline configuration for routing signals in high-density interconnects. The scheme can improve the routing density by up to 33% when compared with the conventionally used stripline configuration. To address the challenges of crosstalk due to the proximity between vertically adjacent signal lines, halfpitch offset between lines on vertically adjacent layers has been proposed. The proposed routing scheme has been validated using 3D full-wave electromagnetic simulations. The simulations show that the scheme can be used for increasing the routing density in the Bunch-of-wires interface by 25%, while meeting all the Bunch-of-wires channel specifications, which include eye-opening value above 60% unit interval at a bit error rate of 10−15, with data rates of 16 Gbps per wire.
To read the full article, click here
Related Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
Related Technical Papers
- Chiplet-Escape: An Efficient Obstacle-Avoiding Escape Routing Method for Die-to-Die Interconnections in Chiplet-Based Designs
- High-Bandwidth Chiplet Interconnects for Advanced Packaging Technologies in AI/ML Applications: Challenges and Solutions
- Defect Analysis and Built-In-Self-Test for Chiplet Interconnects in Fan-out Wafer-Level Packaging
- DeepOHeat-v1: Efficient Operator Learning for Fast and Trustworthy Thermal Simulation and Optimization in 3D-IC Design
Latest Technical Papers
- QBX: A Compiler for 2-local Qubit Hamiltonian Simulation on Quantum Chiplets
- U-Can-Inject-Errors (UCIe): A Protocol-Aware Hardware Trojan for FPGA Chiplet Links
- The Power of Indirection: Scaling Switches Beyond Silicon Boundaries
- Toward Multi-kW Power Delivery Methodologies for Advanced 3D Heterogeneous Integration
- Cu-Cu Hybrid Bonding for Chiplets Heterogeneous Integration