Dual-Stripline Configuration for Efficient Routing in Chiplet Interconnects
By Shekar Geedimatla,Jayaprakash Balachandran,Midhun Vysakham,Srinivas Venkataraman,Shalabh Gupta
Routing density is becoming in big challenge in die-to-die interconnects. In this paper, we propose use of the dual-stripline configuration for routing signals in high-density interconnects. The scheme can improve the routing density by up to 33% when compared with the conventionally used stripline configuration. To address the challenges of crosstalk due to the proximity between vertically adjacent signal lines, halfpitch offset between lines on vertically adjacent layers has been proposed. The proposed routing scheme has been validated using 3D full-wave electromagnetic simulations. The simulations show that the scheme can be used for increasing the routing density in the Bunch-of-wires interface by 25%, while meeting all the Bunch-of-wires channel specifications, which include eye-opening value above 60% unit interval at a bit error rate of 10−15, with data rates of 16 Gbps per wire.
To read the full article, click here
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related Technical Papers
- Defect Analysis and Built-In-Self-Test for Chiplet Interconnects in Fan-out Wafer-Level Packaging
- Fault Modeling, Testing, and Repair for Chiplet Interconnects
- Leveraging Chiplet-Locality for Efficient Memory Mapping in Multi-Chip Module GPUs
- Link Quality Aware Pathfinding for Chiplet Interconnects
Latest Technical Papers
- Dispersion-Engineered Terahertz Silicon Interconnects Enabling Terabit-Scale Data Links
- Design-Oriented Modeling of TSV Substrate Noise Coupling to Ring VCOs
- CLIPGen: A Chiplet Link IP Modeling and Generation Framework for 2.5D Architecture Exploration
- Wafer Warpage of Silicon Interposer in Manufacturing Processes for High Density 2.5D Advanced Packaging: Causes, Measurement, Analysis and Optimization
- Predictive Software Scheduling as an Early-Warning Hint Layer for Optical Engine Thermal Drift in Heterogeneous SoIC Packaging