Chipmunq: A Fault-Tolerant Compiler for Chiplet Quantum Architectures
By Peter Wegmann, Aleksandra Świerkowska, Emmanouil Giortamis, Pramod Bhatotia
Technical University of Munich, Munich, Germany

Abstract
As quantum computing advances toward fault-tolerance through quantum error correction, modular chiplet architectures have emerged to provide the massive qubit counts required while overcoming fabrication limits of monolithic chips. However, this transition introduces a critical compilation gap: existing frameworks cannot handle the scale of fault-tolerant quantum circuits while managing the noisy, sparse interconnects of chiplet backends.
We present Chipmunq, the first hardware-aware compiler for mapping and routing fault-tolerant circuits onto modular architectures. Chipmunq employs a quantum-error-correction-aware partitioning strategy that preserves the integrity of logical qubit patches, preventing prohibitive gate overheads com mon in general-purpose compilers. Our evaluation demonstrates that Chipmunq achieves a 13.5× speedup in compilation time compared to state-of-the-art tools. By incorporating chiplet constraints and defective qubits, it reduces circuit depth by 86.4% and SWAP gate counts by 91.4% across varying code distances. Crucially, Chipmunq overcomes heterogeneous inter-chiplet links, improving logical error rates by up to two orders of magnitude.
Index Terms — quantum error correction, quantum circuit mapping, chiplet quantum computing architectures, quantum compilation
To read the full article, click here
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related Technical Papers
- Chipmunq: Fault-Tolerant Compiler for Chiplet Quantum Architectures
- Modular Compilation for Quantum Chiplet Architectures
- Optimizing Inter-chip Coupler Link Placement for Modular and Chiplet Quantum Systems
- RapidChiplet: A Toolchain for Rapid Design Space Exploration of Chiplet Architectures
Latest Technical Papers
- Design-Oriented Modeling of TSV Substrate Noise Coupling to Ring VCOs
- CLIPGen: A Chiplet Link IP Modeling and Generation Framework for 2.5D Architecture Exploration
- Wafer Warpage of Silicon Interposer in Manufacturing Processes for High Density 2.5D Advanced Packaging: Causes, Measurement, Analysis and Optimization
- Predictive Software Scheduling as an Early-Warning Hint Layer for Optical Engine Thermal Drift in Heterogeneous SoIC Packaging
- Micro-Transfer Printing on Silicon Photonics: Tutorial, Recent Progress and Outlook