Chipmunq: A Fault-Tolerant Compiler for Chiplet Quantum Architectures
By Peter Wegmann, Aleksandra Świerkowska, Emmanouil Giortamis, Pramod Bhatotia
Technical University of Munich, Munich, Germany

Abstract
As quantum computing advances toward fault-tolerance through quantum error correction, modular chiplet architectures have emerged to provide the massive qubit counts required while overcoming fabrication limits of monolithic chips. However, this transition introduces a critical compilation gap: existing frameworks cannot handle the scale of fault-tolerant quantum circuits while managing the noisy, sparse interconnects of chiplet backends.
We present Chipmunq, the first hardware-aware compiler for mapping and routing fault-tolerant circuits onto modular architectures. Chipmunq employs a quantum-error-correction-aware partitioning strategy that preserves the integrity of logical qubit patches, preventing prohibitive gate overheads com mon in general-purpose compilers. Our evaluation demonstrates that Chipmunq achieves a 13.5× speedup in compilation time compared to state-of-the-art tools. By incorporating chiplet constraints and defective qubits, it reduces circuit depth by 86.4% and SWAP gate counts by 91.4% across varying code distances. Crucially, Chipmunq overcomes heterogeneous inter-chiplet links, improving logical error rates by up to two orders of magnitude.
Index Terms — quantum error correction, quantum circuit mapping, chiplet quantum computing architectures, quantum compilation
To read the full article, click here
Related Chiplet
- Optical Chiplet
- Reverse Gearbox Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
Related Technical Papers
- Chipmunq: Fault-Tolerant Compiler for Chiplet Quantum Architectures
- QBX: A Compiler for 2-local Qubit Hamiltonian Simulation on Quantum Chiplets
- RapidChiplet: A Toolchain for Rapid Design Space Exploration of Chiplet Architectures
- Modular Compilation for Quantum Chiplet Architectures
Latest Technical Papers
- Adaptive 3D Chiplet Architecture with Hybrid Wired–Wireless Interconnect for Energy-Efficient Heterogeneous Computing
- LLM-Augmented Bayesian Optimization with Adaptive Policies for Chiplet Design Space Exploration
- Divide and conquer: Scalable performance and energy in MCM GPUs
- A Composable AI-Accelerated Iterative Solver for 3D-IC Thermal Modeling
- QBX: A Compiler for 2-local Qubit Hamiltonian Simulation on Quantum Chiplets