Chipmunq: A Fault-Tolerant Compiler for Chiplet Quantum Architectures
By Peter Wegmann, Aleksandra Świerkowska, Emmanouil Giortamis, Pramod Bhatotia
Technical University of Munich, Munich, Germany

Abstract
As quantum computing advances toward fault-tolerance through quantum error correction, modular chiplet architectures have emerged to provide the massive qubit counts required while overcoming fabrication limits of monolithic chips. However, this transition introduces a critical compilation gap: existing frameworks cannot handle the scale of fault-tolerant quantum circuits while managing the noisy, sparse interconnects of chiplet backends.
We present Chipmunq, the first hardware-aware compiler for mapping and routing fault-tolerant circuits onto modular architectures. Chipmunq employs a quantum-error-correction-aware partitioning strategy that preserves the integrity of logical qubit patches, preventing prohibitive gate overheads com mon in general-purpose compilers. Our evaluation demonstrates that Chipmunq achieves a 13.5× speedup in compilation time compared to state-of-the-art tools. By incorporating chiplet constraints and defective qubits, it reduces circuit depth by 86.4% and SWAP gate counts by 91.4% across varying code distances. Crucially, Chipmunq overcomes heterogeneous inter-chiplet links, improving logical error rates by up to two orders of magnitude.
Index Terms — quantum error correction, quantum circuit mapping, chiplet quantum computing architectures, quantum compilation
To read the full article, click here
Related Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
Related Technical Papers
- Chipmunq: Fault-Tolerant Compiler for Chiplet Quantum Architectures
- QBX: A Compiler for 2-local Qubit Hamiltonian Simulation on Quantum Chiplets
- ReVolt: Power Delivery Network-Aware Voltage Droop Control for 2.5D PIM Chiplet Architectures
- ECO-CHIP: Estimation of Carbon Footprint of Chiplet-based Architectures for Sustainable VLSI
Latest Technical Papers
- QBX: A Compiler for 2-local Qubit Hamiltonian Simulation on Quantum Chiplets
- U-Can-Inject-Errors (UCIe): A Protocol-Aware Hardware Trojan for FPGA Chiplet Links
- The Power of Indirection: Scaling Switches Beyond Silicon Boundaries
- Toward Multi-kW Power Delivery Methodologies for Advanced 3D Heterogeneous Integration
- Cu-Cu Hybrid Bonding for Chiplets Heterogeneous Integration