More Data, More Redundant Interconnects
Circuits are being pushed harder and longer, particularly with AI, speeding up the aging of data paths. Photonics adds its own complications.
By Ed Sperling, Semi Engineering | May 19th, 2025
In the past, nearly all redundant data paths were contained within a planar chip using a relatively thick silicon substrate. But as chipmakers migrate from planar SoCs to multi-die assemblies, many of the data paths in a package are external. Chiplets need to communicate with other chiplets and various memories scattered throughout a package, and they need to move more data back and forth, which generates heat due to the resistance of the wires. Compounding that, the substrates need to be thinned out because that speeds up the signals, which reduces thermal conductivity.
To read the full article, click here
Related Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
Related News
- Delos Data Closes over $100 Million to Deliver Delos Nonstop AI™ for Faster, Stronger, More Efficient AI Capacity
- Chiplets Make Case for More Apps
- How does UCIe on chiplets enable optical interconnects in data centers?
- Imec: Breaking Connectivity Wall with Silicon Photonics and More
Latest News
- AT&S and Marvell Technology expand collaboration to support next-generation AI infrastructure
- SMART Photonics Partners with GlobalFoundries to Offer Industry’s First Open Access Foundry Service for Integrated Silicon and Indium Phosphide Photonics Products
- OpenLight Adds Former GlobalFoundries Silicon Photonics Leader Kevin Soukup and Semiconductor Veteran Kirk Ouellette to Executive Team
- Marvell to Showcase Industry-First 2nm Optical Technology Demos for AI Data Center Infrastructure at ECOC 2026
- AI Chip Packaging Pushes Beyond Reticle Limits, with CoWoS-L Set to Remain the Mainstream Advanced Packaging Solution Through 2028