Testing For Thermal Issues Becomes More Difficult
By Gregory Haley, SemiEngineering (December 10, 2024)
Chiplets, exotic materials, and heterogeneous integration are impacting test coverage.
In the past, thermal effects were largely an afterthought for test engineers. Devices operating at higher frequencies or employing materials like silicon-germanium (SiGe), gallium nitride (GaN), or silicon carbide (SiC) have distinct thermal behaviors at the chip level. That’s not the case for heterogeneous stacks of chiplets. In fact, each chiplet may have different power and thermal characteristics.
To read the full article, click here
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related News
- Teradyne Awarded 2025 TSMC Open Innovation Platform® (OIP) Partner of the Year for TSMC 3DFabric® Testing
- Cadence Significantly Advances ECAD/MCAD Convergence for Electronic Systems with New Celsius Studio AI Thermal Platform
- Chiplets Make Case for More Apps
- What are the challenges when testing chiplets?
Latest News
- SCHMID Introduces “Any Layer ET” Process for Full Panel-Level Advanced Packaging and Announces Speaking Engagement at ECTC 2026
- Athos Scraps Multi-Vendor Roadmap, Plans Chiplet Tape-Out
- LTSCT Joins imec Automotive Chiplet Program
- CEA-Leti Will Present Its Latest Advances On Next-Generation Chip Integration at ECTC 2026
- OpenLight Secures $50 Million in Series A-1 Funding to Accelerate Global Deployment of Next-Generation Photonics