Testing For Thermal Issues Becomes More Difficult
By Gregory Haley, SemiEngineering (December 10, 2024)
Chiplets, exotic materials, and heterogeneous integration are impacting test coverage.
In the past, thermal effects were largely an afterthought for test engineers. Devices operating at higher frequencies or employing materials like silicon-germanium (SiGe), gallium nitride (GaN), or silicon carbide (SiC) have distinct thermal behaviors at the chip level. That’s not the case for heterogeneous stacks of chiplets. In fact, each chiplet may have different power and thermal characteristics.
To read the full article, click here
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related News
- Ansys Thermal and Multiphysics Solutions Certified for Intel 18A Process and 3D-IC Designs
- Teradyne Awarded 2025 TSMC Open Innovation Platform® (OIP) Partner of the Year for TSMC 3DFabric® Testing
- Cadence Significantly Advances ECAD/MCAD Convergence for Electronic Systems with New Celsius Studio AI Thermal Platform
- Chiplets Make Case for More Apps
Latest News
- Sarcina Launches UCIe-A/S Packaging IP to Accelerate Chiplet Architectures
- Ultra Accelerator Link™ (UALink™) Consortium Publishes Four Specifications Defining In-Network Compute, Chiplets, Manageability and 200G Performance
- CEA-Leti, CEA-List and PSMC Collaborate to Integrate RISC-V and MicroLED Silicon Photonics into 3D Stacking and Interposer for Next-Generation AI
- NIST Researchers Develop Photonic Chip Packaging That Can Withstand Extreme Environments
- Rebellions Closes $400 Million Pre-IPO and Launches RebelRack™ and RebelPOD™ to Accelerate Global Expansion