Testing For Thermal Issues Becomes More Difficult
By Gregory Haley, SemiEngineering (December 10, 2024)
Chiplets, exotic materials, and heterogeneous integration are impacting test coverage.
In the past, thermal effects were largely an afterthought for test engineers. Devices operating at higher frequencies or employing materials like silicon-germanium (SiGe), gallium nitride (GaN), or silicon carbide (SiC) have distinct thermal behaviors at the chip level. That’s not the case for heterogeneous stacks of chiplets. In fact, each chiplet may have different power and thermal characteristics.
To read the full article, click here
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related News
- Teradyne Awarded 2025 TSMC Open Innovation Platform® (OIP) Partner of the Year for TSMC 3DFabric® Testing
- Cadence Significantly Advances ECAD/MCAD Convergence for Electronic Systems with New Celsius Studio AI Thermal Platform
- Chiplets Make Case for More Apps
- What are the challenges when testing chiplets?
Latest News
- Asahi Kasei Develops Novel Photosensitive Polyimide Film for Advanced Panel-Level Semiconductor Packaging
- Amkor Technology Expands U.S. Advanced Packaging Footprint with Additional Land in Arizona
- EV Group Highlights Hybrid Bonding, Layer Transfer and Maskless Lithography Technologies for Heterogeneous Integration and Advanced Packaging at ECTC 2026
- The Future of Chip Integration: Fraunhofer IPMS Develops High-Density Chiplet Systems at the Wafer Level
- POET Technologies and Lumilens Advance Wafer-Level Photonic Integration for Next-Generation AI Optical Networks