How Secure Are Analog Circuits?
Multi-die assemblies enable more analog content, but that adds new security vulnerabilities for which there is little available research.
By Ed Sperling, Semi Engineering | June 5, 2025
The move toward multi-die assemblies and the increasing value of sensor data at the edge are beginning to focus attention and raise questions about security in analog circuits.
In most SoC designs today, security is almost entirely a digital concern. Security requirements in digital circuits are well understood, particularly in large data centers and at the upper end of edge computing, which are dominated by digital computing. This is largely a function of limited on-chip real estate, because analog doesn’t scale. Even mixed-signal IP has become progressively more digital so it can fit into a smaller space. But as the industry shifts from planar SoCs to multi-dimensional, heterogeneous systems-in-package (SiPs, including 2.5D, 3D, and 3.5D), those area restrictions have loosened up.
To read the full article, click here
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related News
- How and Why Chiplets are Growing in Use and Need
- YorChip and Siloxit Collaborate on Industry's First Secure Data Acquisition Chiplet for Mass Markets
- Are Chiplets Enough to Save Moore's Law?
- How the Worlds of Chiplets and Packaging Intertwine
Latest News
- Avicena Launches the World’s First microLED Optical Interconnect Evaluation Kit for AI Infrastructure Innovators
- Lightmatter Achieves Record 1.6 Tbps Per Fiber to Accelerate AI Optical Interconnect
- Arm Positions Neoverse for AI and Telco Networks at MWC
- NVIDIA Compute Architecture Paves the Way for Scale-Up Optical Interconnects; CPO Penetration in AI Data Centers Expected to Rise Steadily
- CEA-Leti and NcodiN Partner to Industrialize 300 mm Silicon Photonics for Bandwidth-Hungry AI Interconnects