How Secure Are Analog Circuits?
Multi-die assemblies enable more analog content, but that adds new security vulnerabilities for which there is little available research.
By Ed Sperling, Semi Engineering | June 5, 2025
The move toward multi-die assemblies and the increasing value of sensor data at the edge are beginning to focus attention and raise questions about security in analog circuits.
In most SoC designs today, security is almost entirely a digital concern. Security requirements in digital circuits are well understood, particularly in large data centers and at the upper end of edge computing, which are dominated by digital computing. This is largely a function of limited on-chip real estate, because analog doesn’t scale. Even mixed-signal IP has become progressively more digital so it can fit into a smaller space. But as the industry shifts from planar SoCs to multi-dimensional, heterogeneous systems-in-package (SiPs, including 2.5D, 3D, and 3.5D), those area restrictions have loosened up.
To read the full article, click here
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related News
- How and Why Chiplets are Growing in Use and Need
- YorChip and Siloxit Collaborate on Industry's First Secure Data Acquisition Chiplet for Mass Markets
- Are Chiplets Enough to Save Moore's Law?
- How the Worlds of Chiplets and Packaging Intertwine
Latest News
- Ayar Labs Closes $500M Series E, Accelerates Volume Production of Co-Packaged Optics
- NanoIC opens access to first-ever fine-pitch RDL and D2W hybrid bonding interconnect PDKs
- GUC Announces Tape-out of UCIe 64G IP on TSMC N3P Technology
- GLS and APES Announce Advanced Semiconductor Packaging Partnership
- Ayar Labs Names Sankara Venkateswaran as Vice President of Engineering