TSMC SoIC roadmap targets 2029 chip stacking
By Brian Tristam Williams, eeNews Europe | April 29, 2026
TSMC is pushing its 3D chip-stacking roadmap towards finer interconnect pitches and tighter integration as advanced packaging becomes a larger part of performance scaling for AI and high-performance computing designs.
The updated TSMC SoIC roadmap, reported after the company’s 2026 North America Technology Symposium in Santa Clara, points from 6 µm pitches today towards 4.5 µm by 2029. That direction matters because pitch scaling in hybrid-bonded die stacks directly affects the number of vertical interconnects that can be placed between chiplets.
TSMC separately said at its 2026 North America Technology Symposium that A14-to-A14 SoIC is set to be available for production in 2029, providing 1.8x higher die-to-die I/O density than N2-on-N2 SoIC. The company positions the technology as part of its wider 3DFabric advanced packaging family, alongside CoWoS and InFO.
To read the full article, click here
Related Chiplet
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
Related News
- Optimizing Wafer Edge Processes For Chip Stacking
- Synopsys and TSMC Pave the Path for Trillion-Transistor AI and Multi-Die Chip Design
- Cadence and TSMC Advance AI and 3D-IC Chip Design with Certified Design Solutions for TSMC’s A16 and N2P Process Technologies
- GUC Tapes Out Industry-Leading UCIe Face-Up IP for TSMC SoIC-X
Latest News
- Amkor Technology Announces Strategic Partnership with NVIDIA to Expand Advanced Packaging and Test for Next-Generation AI Infrastructure
- Synopsys Enables AMD Instinct™ MI455X GPU Design with Comprehensive Multi-Die Solution
- AI Data Centers Push Silicon Photonics Toward 300-mm Scale
- TYLsemi De-Risks Chiplets With New Business Model
- Cadence Introduces AuraStack AI Super Agent, the World’s First Agentic AI Platform for PCB and Advanced Packaging