How the Worlds of Chiplets and Packaging Intertwine
By Majeed Ahmad, EETimes (September 26, 2023)

Chiplets mark a new era of semiconductor innovation, and packaging is an intrinsic part of this ambitious design undertaking. However, while chiplet and packaging technologies work hand in hand to redefine the possibilities of chip integration, this technological tie-up isn’t that simple and straightforward.
In chip packaging, the bare chip die is encapsulated in a supporting case with electrical contacts. The case protects the bare die from physical harm and corrosion and connects the chip to a PCB. This form of chip packaging has existed for decades.
To read the full article, click here
Related Chiplet
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
Related News
- Cadence Introduces AuraStack AI Super Agent, the World’s First Agentic AI Platform for PCB and Advanced Packaging
- DreamBig Semiconductor Announces Partnership with Samsung Foundry to Launch Chiplets for World Leading MARS Chiplet Platform on 4nm FinFET Process Technology Featuring 3D HBM Integration to Solve Scale-up and Scale-out Limitations of AI for the Masses
- Inside The World Of Advanced Packaging
- Breaking the Memory Wall: How d-Matrix Is Redefining AI Inference with Chiplets
Latest News
- Fujitsu launches made-in-Japan next-generation CPU FUJITSU-MONAKA and Fujitsu MONAKA Server for sovereign AI infrastructure
- Signaloid joins Open Chiplet Atlas Alliance and Announces Plans to Make Its UxHw ASICs Available via OCA Ecosystem
- Lorentz Solution Jointly Presents with NVIDIA on Automated Large-Scale Chip-Level 3D EM Extraction and Sign-off of Ultra-High-Speed Silicon Photonics and IC/3DIC Designs at 2026 TSMC OIP
- Alchip Technologies Showcases Advanced ASIC Design and Packaging at AI Infra Summit 2026
- NcodiN Appoints Carlo Guareschi as Chief Business Officer, Yacine Halioua as Chief Product Officer, and Zachary Cho as General Manager, France