Applied Materials, BESI Push Die-to-Wafer Hybrid Bonding Toward High-Volume Manufacturing
By Pat Brans, EETimes (November 21, 2025)

At SEMICON Europa this week, Applied Materials and BE Semiconductor Industries (BESI) gathered a small group of journalists for a press briefing on what the companies describe as the industry’s first high-volume–ready die-to-wafer hybrid bonding platform. The partners spent five years developing the integrated Kinex system, which is now being adopted in production by logic, memory and OSAT customers.
Hybrid bonding has been discussed for years as a way to break through scaling limits. What is striking, according to the two speakers, is how rapidly demand is accelerating—and how much engineering complexity is still involved.
Increasing interest in hybrid bonding
“Moore’s Law is slowing,” said Chris Scanlan, senior VP of technology at BESI. “Transistor density is still increasing, but at a slower rate. And at the same time, designers are hitting the reticle-size limit. For many high-performance chips, you simply have to split the die and put it back together using advanced packaging.”
To read the full article, click here
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related News
- Imec demonstrates die-to-wafer hybrid bonding with a Cu interconnect pad pitch of 2µm
- Adeia Demonstrates Hybrid Bonding Technology During Chiplet Summit 2024
- Adeia Presents Metrology Techniques for Improved Yield in Hybrid Bonding at IMAPS Device Packaging Conference 2024
- SEMI 3D & Systems Summit to Spotlight Trends in Hybrid Bonding, Chiplet Design and Environmental Sustainability
Latest News
- Xanadu and Tower Semiconductor Deepen Strategic Collaboration to Accelerate Photonic Quantum Hardware Innovation
- EV Group Unveils Next-Generation EVG®120 Resist Processing System for High-Volume Manufacturing
- CEA Demonstrates First Dynamically Routed Electro-Optical Router for Photonic Interposers
- Renesas Develops SoC Technologies for Automotive Multi-Domain ECUs Essential for the SDV Era
- Keysight Unveils 3D Interconnect Designer for Chiplet and 3DIC Advanced Package Designs