System-level test’s expanding role in producing complex chips
EDN | July 10, 2025
System-level test (SLT), once used largely as a stopgap measure to catch issues missed by automated test equipment (ATE), has evolved into a necessary test insertion for high-performance processors, chiplets, and other advanced computational devices. Today, SLT is critical for ensuring that chips function correctly in real-world conditions, and all major CPUs, APUs, and GPUs now go through an SLT insertion before shipment.
Adding SLT in production is being considered for network processors and automotive processors for driver assistance. However, implementing SLT techniques effectively at scale poses key challenges in terms of managing costs, test times, and manufacturers’ expectations.
One of the biggest misconceptions about SLT is that it functions like ATE. ATE primarily uses pre-defined test patterns to stimulate circuit paths and check expected responses within individual cores or circuit blocks. On the other hand, SLT focuses on system interactions that occur between those cores or outside the chip.
To read the full article, click here
Related Chiplet
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
Related Blogs
- Scalable Testing of Xanadu’s Canadian made Quantum Photonic Chips with MPI Corporation’s Advanced Electro-Optic Probe Systems
- Synopsys and Intel Team Up on the First UCIe-Connected Chiplet-Based Test Chip
- How 40G UCIe IP Powers Data Center AI Chips
- Interconnect Is All You Need: Final Nodes, Big Chips, and Photonics
Latest Blogs
- When EMC Shielding Must Bend With the Package
- The Bottleneck Isn’t Compute. It’s Getting the Chip Built!
- How Intel Foundry Packaging Technologies Redefine AI and HPC Scalability Limits at ECTC 2026
- From complexity to simplicity: Scaling and future-proofing chiplets with AMBA®︎ CHI C2C property negotiation
- High-Speed Heterogeneous Integration with Multiphysics Analysis for TSMC SoW-X