System-level test’s expanding role in producing complex chips
EDN | July 10, 2025
System-level test (SLT), once used largely as a stopgap measure to catch issues missed by automated test equipment (ATE), has evolved into a necessary test insertion for high-performance processors, chiplets, and other advanced computational devices. Today, SLT is critical for ensuring that chips function correctly in real-world conditions, and all major CPUs, APUs, and GPUs now go through an SLT insertion before shipment.
Adding SLT in production is being considered for network processors and automotive processors for driver assistance. However, implementing SLT techniques effectively at scale poses key challenges in terms of managing costs, test times, and manufacturers’ expectations.
One of the biggest misconceptions about SLT is that it functions like ATE. ATE primarily uses pre-defined test patterns to stimulate circuit paths and check expected responses within individual cores or circuit blocks. On the other hand, SLT focuses on system interactions that occur between those cores or outside the chip.
To read the full article, click here
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related Blogs
- Scalable Testing of Xanadu’s Canadian made Quantum Photonic Chips with MPI Corporation’s Advanced Electro-Optic Probe Systems
- Synopsys and Intel Team Up on the First UCIe-Connected Chiplet-Based Test Chip
- How 40G UCIe IP Powers Data Center AI Chips
- Interconnect Is All You Need: Final Nodes, Big Chips, and Photonics
Latest Blogs
- Six critical trends reshaping 3D IC design in 2026
- Accelerating Chiplet Interoperability
- Cadence Tapes Out 32GT/s UCIe IP Subsystem on Samsung 4nm Technology
- Empower the Next Wave of Semiconductor Reuse Through Chiplet Realization
- The Data Dilemma: Cracking the Code of Data Movement for the Next Wave of Semiconductor Innovation