RISC-V Chiplets, Disaggregated Die, and Tiles
Scalable High-Performance Computing SoC Design with RISC-V
Whether you refer to the design concept as a disaggregated die, tiles, chiplets, or good ol’ multi-chip modules, a growing trend among SoC designers is making the interposer act like a ‘mainboard’ to host multiple chips. Together, these chips form a coherent whole product intended for a specific market and offer both advanced workload performance and efficiency benefits.
The technology industry is shifting to custom designs, replacing traditional general-purpose CPU and discrete accelerator platforms. Instead, the computing platform can implement application-specific processing requirements at many levels, down to the instruction set architecture (ISA). Enabling this industry shift is central to SiFive’s mission and why SiFive’s founders invented RISC-V a decade ago.
To read the full article, click here
Related Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
Related Blogs
- RISC-V and Chiplets: A Panel Discussion
- Chiplets and Dielets: Coexisting Technologies in Heterogeneous Integration
- Why Chiplets and why now?
- What are Chiplets and how they Assemble Into the Most Advanced SoCs
Latest Blogs
- Chiplets and Dielets: Coexisting Technologies in Heterogeneous Integration
- Accelerating Physical AI Through Cadence Silicon Solutions and Arm Total Design
- SoC and NoC in the Chiplet Era: Understanding Modern SoC Architecture
- From Chiplet Design to Physical Reality: Why AI Hardware Needs Continuous Engineering Intelligence
- Beyond the Die Boundary: How Arteris Multi-Die Technology Is Redefining AI System Design