Why Chiplets and why now?
It has been a busy couple weeks for chiplet news. NVIDIA announced an exciting new NVLink-C2C interconnect for tightly coupled links between its CPU, DPU, GPU, and other integrations with its partners and customers. And UCIe (Universal Chiplet Interconnect Express), whose charter is to build an ecosystem for on-package innovation, was formed. In this blog, we look at key use cases driving chiplet adoption and how Arm is contributing to help drive a successful chiplet ecosystem.
Chiplets have been around for many years across many different applications, but we are at an inflection point. Chiplets can increase performance by expanding beyond the reticle limit while still providing the ability to manage silicon cost. The slowing of Moore’s law has been discussed in the industry for some time. While advanced nodes (5nm and below) offer a benefit for logic, the scaling of IO and memory components of a system-on-a-chip (SoC) has slowed significantly, which translates to higher cost for less benefit.
To read the full article, click here
Related Chiplet
- eFPGA Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
Related Blogs
- Four Reasons Chiplets Will Take Over the World (and why it hasn’t happened yet)
- AI Energy Gap and Chiplets: Why Data Movement Matters
- What is a Chiplet, and Why Should You Care?
- The Automotive Industry's Next Leap: Why Chiplets Are the Fuel for Innovation
Latest Blogs
- How Intel Foundry Packaging Technologies Redefine AI and HPC Scalability Limits at ECTC 2026
- From complexity to simplicity: Scaling and future-proofing chiplets with AMBA®︎ CHI C2C property negotiation
- High-Speed Heterogeneous Integration with Multiphysics Analysis for TSMC SoW-X
- Chiplet Realization Beyond the Package: Why the Next AI Bottleneck Moves to the Interposer-to-PCB Boundary
- Advancing UCIe Performance: Enabling 40G for Next-Generation Multi-Die Designs