3D IC Design Ecosystem Panel at #61DAC
At #61DAC our very own Daniel Nenni from SemiWiki moderated an informative panel discussion on the topic of 3D IC Design Ecosystem. Panelists included: Deepak Kulkarni – AMD, Lalitha Immaneni – Intel Foundry, Trupti Deshpande – Qualcomm, Rob Aitken – CHIPS, Puneet Gupta – UCLA, Dragomir Milojevic – imec. Each panelist had a brief opening statement, then Daniel guided them through a series of questions, so I’ll paraphrase what I learned.
Deepak Kulkarni, AMD – there are big challenges in AI and the data centers caused by power consumption, because it’s taking megawatts to train a model with a trillion parameters over 30 days, and power projections of 100MW to train 100 trillion parameters.
For 3.5D packaging the motivation is improved power efficiency, where 3D Hybrid bonding has the densest and most power-efficient chiplet interconnect. Using 2.5D helps package HBM and compute together, and the goal is better system-level efficiency.
To read the full article, click here
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related Blogs
- Advancing 3D IC Design for AI Innovation
- Signal integrity and power integrity analysis in 3D IC design
- Six critical trends reshaping 3D IC design in 2026
- Six critical trends reshaping 3D IC design in 2026 and beyond
Latest Blogs
- Accelerating Multi-Die Innovation: How Synopsys and Samsung are Shaping Chip Design
- Six critical trends reshaping 3D IC design in 2026 and beyond
- AI Energy Gap and Chiplets: Why Data Movement Matters
- The Economies of Disaggregation: Why the Future is a System-of-Chiplets
- Bridging the Gap to Chiplet Interoperability