Synopsys AMBA CHI C2C System Verification Solutions
Arm has recently introduced the AMBA CHI Chip-to-Chip Specification. This is a chip(let)-to-chip(let) extension of the AMBA CHI architecture and is referred as AMBA CHI C2C protocol. This article delves into the details of the AMBA CHI Chip-to-Chip protocol and the associated Synopsys' verification solutions tailored to meet industry demands.
.AMBA CHI C2C protocol also scales to the upcoming major revisions of AMBA CHI standard, beyond CHI Issue F (CHI-F). Please refer to our blog on Synopsys AMBA CHI-F VIP for more details on Industry leading AMBA CHI verification IP solutions.
The CHI C2C protocol enables building a system with multiple CPU, accelerator, or other device chips or chiplets using CHI protocol. In this blog, the terms "chip" and "chiplet" are used interchangeably unless explicitly stated otherwise.
To read the full article, click here
Related Chiplet
- Direct Chiplet Interface
- HBM3e Advanced-packaging chiplet for all workloads
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
- UCIe based 8-bit 48-Gsps Transceiver
- UCIe based 12-bit 12-Gsps Transceiver
Related Blogs
- Industry Leaders Discuss “Overcoming the Challenges of Multi-die Systems Verification”
- Synopsys and Alchip Accelerate IO & Memory Chiplet Design for Multi-Die Systems
- Avoiding Multi-Die System Re-spins with New Early Architecture Exploration Technology
- Why 2023 Holds Big Promise for Multi-Die Systems