Fast and Accurate Jitter Modeling for Statistical BER Analysis for Chiplet Interconnect and Beyond
By Shenggao Li and Maher Amer (TSMC)
Abstract:
In this paper, we investigate Statistical Bit Error Rate (BER) analysis for low-loss short-reach chiplet interface and high-loss long-reach serial interface. We used jitter filtering to account for the residue jitter not tracked by a forwarded clock system and proposed a fast and exact Statistical BER method to account for the Tx jitter amplification effect in a high-loss channel. Our proposed method achieves a linear computation complexity.
To read the full article, click here
Related Chiplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related Technical Papers
- Defect Analysis and Built-In-Self-Test for Chiplet Interconnects in Fan-out Wafer-Level Packaging
- Fault Modeling, Testing, and Repair for Chiplet Interconnects
- Universal Chiplet Interconnect Express: An Open Industry Standard for Memory and Storage Applications
- High-Bandwidth Chiplet Interconnects for Advanced Packaging Technologies in AI/ML Applications: Challenges and Solutions
Latest Technical Papers
- Chiplet-Based Architectures: Redefining the Future of System-on-Chip (SoC) Design
- AuthenTree: A Scalable MPC-Based Distributed Trust Architecture for Chiplet-based Heterogeneous Systems
- THERMOS: Thermally-Aware Multi-Objective Scheduling of AI Workloads on Heterogeneous Multi-Chiplet PIM Architectures
- LaZagna: An Open-Source Framework for Flexible 3D FPGA Architectural Exploration
- Corsair: An In-memory Computing Chiplet Architecture for Inference-time Compute Acceleration