VeriSilicon: At present, the company's chiplet business is progressing smoothly
Yicai Global (February 13 2025)
On February 13, VeriSilicon Co., Ltd. (688521.SH) said in an interview with specific objects that as all walks of life enter a critical period of artificial intelligence upgrading, the market demand for large computing power has increased sharply. Against this backdrop, the IC industry is undergoing a transformation from SoC (System-on-a-Chip) to SiP (System-in-Package), which is driven by the improvement of high-performance single-chip integration and complexity, performance and power optimization, yield and design/manufacturing cost improvements, and other considerations. In order to adapt to this development trend, VeriSilicon is upgrading its semiconductor IP (intellectual property), which plays an important role in SoCs, to Chiplet, the core component of SiP, and building a chip design service platform based on Chiplet architecture.
To read the full article, click here
Related Chiplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related News
- Femtosense Combines AI Chiplet with MCU for Audio SiP
- OPENEDGES Unveils UCIe Chiplet Controller IP, Expanding Design Portfolio
- Chiplet interconnect pioneer Eliyan gains additional financial backing from AI chip ecosystem with strategic investment from VentureTech Alliance
- SK hynix Reportedly Plans to Implement Chiplet Technology in Memory Controllers within Three Years
Latest News
- Celestial AI Introduces Photonic Fabric™ Module - World’s First SoC with In-Die Optical Interconnect, Ushering in a New Era of Interconnects
- Amkor Announces New Site for U.S. Semiconductor Advanced Packaging and Test Facility
- Arteris Joins UALink Consortium to Accelerate High-Performance AI Networks Scale Up
- Athos Silicon Chief mSoC™ Architect Francois Piednoel to Present the IEEE World Technology Summit 2025 in Berlin
- Marvell Unveils Industry’s First 64 Gbps/wire Bi-Directional Die-to-Die Interface IP in 2nm to Power Next Generation XPUs