UCIe™ (Universal Chiplet Interconnect Express™) Consortium Releases its 1.1 Specification
BEAVERTON, Ore.-- August 08, 2023 -- Today, the UCIe Consortium announced the public release of UCIe™ (Universal Chiplet Interconnect Express™) 1.1 Specification to deliver valuable improvements in the chiplet ecosystem, extending reliability mechanisms to more protocols and supporting broader usage models. Additional enhancements are included for automotive usages – such as predictive failure analysis and health monitoring – and enabling lower-cost packaging implementations. The specification also details architectural specification attributes to define system setups and registers that will be used in test plans and compliance testing to ensure device interoperability. The UCIe 1.1 Specification is fully backward compatible with the UCIe 1.0 Specification.
“UCIe Consortium is living up to its mission and establishing a vibrant chiplet ecosystem as the industry musters around UCIe technology,” said Dr. Debendra Das Sharma, chairman, UCIe Consortium. “The UCIe 1.1 Specification was developed by leaders in the industry to advance the chiplet ecosystem and address significant demand for full stack streaming protocol enhancements. We’re proud of the progress this release represents toward realizing our vision and our underlying efforts to establish a chiplet ecosystem by developing a robust compliance program.”
Highlights of the UCIe 1.1 Specification:
- Enhancement for automotive includes runtime health monitoring and repair for high reliability applications
- New usages for streaming protocols with full UCIe stack, including simultaneous multiprotocol support with end-to-end link layer functionality
- Cost optimization for advanced packaging resulting from new bump maps
- Enhancements for compliance testing
The UCIe 1.1 Specification is available to the public by request at www.uciexpress.org/specification.
Based on significant market demand from the automotive industry for chiplets built around UCIe technology, the UCIe Consortium is pleased to announce the formation of a new Automotive Working Group. UCIe Consortium Contributor members alongside leadership have already launched this new working group, beginning the development of protocol enhancements for runtime health monitoring and repair.
Meet UCIe Experts at Flash Memory Summit (FMS)
The UCIe Consortium will present a UCIe tutorial session introducing the new features found in the UCIe 1.1 specification at FMS, on August 8, from 1:00 – 5:00 pm PT, in Room 207 at the Santa Clara Convention Center. FMS attendees are also invited to visit the UCIe kiosk within the Open Standards Pavilion on the exhibitor show floor from August 7-10. View the full FMS agenda for detailed information on exhibition schedule and UCIe presentations.
Resources:
- UCIe 1.1 Specification
- UCIe Consortium member statement of support
- UCIe 1.1 White Paper
About UCIe™ Consortium
The UCIe Consortium is an industry consortium dedicated to advancing UCIe™ (Universal Chiplet Interconnect Express™) technology, an open industry standard that defines the interconnect between chiplets within a package, enabling an open chiplet ecosystem and ubiquitous interconnect at the package level. UCIe Consortium is led by key industry leaders Advanced Semiconductor Engineering, Inc. (ASE), Alibaba, AMD, Arm, Google Cloud, Intel Corporation, Meta, Microsoft Corporation, NVIDIA, Qualcomm Incorporated, Samsung Electronics, and Taiwan Semiconductor Manufacturing Company. For more information, visit www.UCIexpress.org.
Related Chiplet
- Direct Chiplet Interface
- HBM3e Advanced-packaging chiplet for all workloads
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
- UCIe based 8-bit 48-Gsps Transceiver
- UCIe based 12-bit 12-Gsps Transceiver
Related News
- Alphawave Semi Demonstrates 3nm Silicon-Proven 24Gbps Universal Chiplet Express (UCIe) Subsystem for High-Performance AI Infrastructure
- UCIe Consortium Releases 2.0 Specification Supporting Manageability System Architecture and 3D Packaging
- BoS Semiconductors joins UCIe Consortium for its ADAS chiplet SoC family
- Eliyan Ports Industry’s Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Latest News
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- Silicon Box welcomes European Commission approval of €1.3 billion Italian State aid measure to support new advanced packaging facility in Novara
- Fraunhofer IMS Takes a Key Role in Establishing the APECS Pilot Line
- EdgeCortix Joins AI-RAN Alliance to Accelerate the Integration of AI and Next-gen RAN Infrastructure
- Cadence Rolls Out System Chiplet to Reorganize the SoC