Signal Integrity Designs at Organic Interposer CoWoS-R for HBM3-9.2Gbps High Speed Interconnection of 2.5D-IC Chiplets Integration
May. 30, 2024 -- Congratulations on the GUC's paper acceptance by IEEE and our member's invitation to present at the 74th ECTC on May 31st, 2024.
We (GUC) will present our high speed integrated design (signal integrity) solution for HBM3E-9.2Gbps on organic interposer technology. The paper will also be filled at IEEE Xplorer Digital Library (https://ieeexplore.ieee.org/Xplore/home.jsp). (The link will be updated after the 74th ECTC)
Paper Title: Signal Integrity Designs at Organic Interposer CoWoS-R for HBM3-9.2Gbps High Speed Interconnection of 2.5D-IC Chiplets Integration
Content
- Introduction
- HBM3 SI Design Flow and Optimization
- The proposed GSG-interleaved T-lines at CoWoS-R
- HBM3 High Speed Interconnection Design
- Design-of-Experiments at Interconnect Routing Rules
- Interconnect Post-Layout Simulation
- Insertion loss / Crosstalk Characterization
- FoMsof High Speed Interconnect Design
- Eye-diagram Co-Simulation
- Measurement and Correlation
- Conclusion
Remark
IEEE is the world's largest technical professional organization dedicated to advancing technology for the benefit of humanity.
Remark
The Electronic Components and Technology Conference (ECTC) is the premier international event that brings together the best in packaging, components and microelectronic systems science, technology and education in an environment of cooperation and technical exchange. ECTC is sponsored by the IEEE Electronics Packaging Society.
Related Chiplet
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
- UCIe based 8-bit 48-Gsps Transceiver
- UCIe based 12-bit 12-Gsps Transceiver
- 400G Transmitter Chiplet for 400G, 800G and 1.6T Pluggable Transceivers
- FPGA Chiplets with 40K -600K LUTS
Related News
- EV Group Hybrid Bonding, Maskless Lithography and Layer Transfer Solutions for Heterogeneous Integration to be Highlighted at ECTC 2024
- Understanding 3DIC, Heterogeneous Integration, SiP, and Chiplets at Once
- CEA-Leti to Report Latest Results on 3-Layer Integration, High Density TSVs & Other Packaging Topics at ECTC 2024, May 28-31
- NcodiN secures €3.5 M for optical interposer tech to meet the needs of HPC and AI
Latest News
- NAPMP announces chiplets R&D area
- Tenstorrent Expands Deployment of Arteris’ Network-on-Chip IP to Next-Generation of Chiplet-Based AI Solutions
- Arm's Data Center Advances: Chiplets, Efficiency & AI Integration
- Chiplets Make Progress Using Interconnects As Glue
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government’s Advanced Research + Invention Agency