Onshoring Advanced Packaging Update
By Francoise von Trapp, 3DInCItes | April 08, 2025
Rarely a week goes by without Jensen Huang, the CEO of Nvidia, being in the news. In late March, during Nvidia’s GTC developers conference, Huang was in the news daily as he updated the world on how Nvidia was addressing hardware and software needs for AI, as well as starting to look at efforts in quantum computing, which seems to be the next big thing after AI.
During GTC week, Huang stated that Nvidia ultimately plans to shift manufacturing onshore, and according to Nvidia’s annual report, they have $20 billion in purchase commitments as of January 28 last year. One would assume that the majority of purchase commitments are with TSMC, which, with Nvidia’s $130 billion in revenues for the 2024 calendar year, is close to a year’s supply of chips. Nvidia is reportedly already manufacturing chips at TSMC’s Arizona site; however, these chips are then shipped to Taiwan to get packaged.
To read the full article, click here
Related Chiplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related News
- SEMI and UCLA Offer Guide to Facilitate Onshoring Advanced Packaging Facilities in the United States
- CHIPS for America Releases Vision for Approximately $3 Billion National Advanced Packaging Manufacturing Program
- Silicon Box Accelerates Industry Leadership With Production Commencement at its World Leading Advanced Packaging Facility and Series B Fundraising
- JCET’s Automotive Chip Advanced Packaging Flagship Factory Project Gains Momentum
Latest News
- BOS Semiconductors Introduces the Industry’s First Chiplet-Based NPU Samples, Expanding Supply to Global Automotive OEMs
- Arteris Builds on Growth With Product Launches, Strategic Licensing Agreements
- Avicena Names Marco Chisari as New CEO
- Resonac Launches 27-Member "JOINT3" Consortium to Develop Next-Generation Semiconductor Packaging
- GUC Joins NVIDIA NVLink Fusion Ecosystem to Drive Seamless XPU Integration