One Chip Vs. Many Chiplets
Challenges and options vary widely depending on markets, workloads, and economics.
By Ed Sperling, SemiEngineering (November 20th, 2024)
Semiconductor Engineering sat down to discuss the growing list of challenges at advanced nodes and in advanced packages, with Jamie Schaeffer, vice president of product management at GlobalFoundries; Dechao Guo, director of advanced logic technology R&D at IBM; Dave Thompson, vice president at Intel; Mustafa Badaroglu, principal engineer at Qualcomm; and Thomas Ponnuswamy, managing director at Lam Research. This discussion was held in front of a live audience at SEMICON West.
To read the full article, click here
Related Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Interconnect Chiplet
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related News
- Proprietary Vs. Commercial Chiplets
- Chiplets are the latest buzz, but many challenges lie ahead
- On chip voltage regulator IP for chiplets and SoCs
- Chip Architectures Becoming Much More Complex With Chiplets
Latest News
- Multi-Die Assemblies Complicate Parasitic Extraction
- Alphawave Semi at the Forefront of PCIe® 7.0 Specification: Showcasing Next-Gen Chiplet Interoperability and Optical PCIe Technology at PCI-SIG® Developers Conference 2025
- Nordson Electronics Solutions Develops Panel-Level Packaging Solution for Powertech Technology, Inc. that Achieves Yields Greater than 99% for Underfilling During Semiconductor Manufacturing
- QuickLogic Joins Intel Foundry Chiplet Alliance
- Qualitas Semiconductor Successfully Develops UCIe v2.0-Compliant PHY IP, Enabling Up to 512Gbps Die-to-Die Connectivity