One Chip Vs. Many Chiplets
Challenges and options vary widely depending on markets, workloads, and economics.
By Ed Sperling, SemiEngineering (November 20th, 2024)
Semiconductor Engineering sat down to discuss the growing list of challenges at advanced nodes and in advanced packages, with Jamie Schaeffer, vice president of product management at GlobalFoundries; Dechao Guo, director of advanced logic technology R&D at IBM; Dave Thompson, vice president at Intel; Mustafa Badaroglu, principal engineer at Qualcomm; and Thomas Ponnuswamy, managing director at Lam Research. This discussion was held in front of a live audience at SEMICON West.
To read the full article, click here
Related Chiplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related News
- Proprietary Vs. Commercial Chiplets
- Chiplets are the latest buzz, but many challenges lie ahead
- On chip voltage regulator IP for chiplets and SoCs
- Chip Architectures Becoming Much More Complex With Chiplets
Latest News
- Silicon 100: Chiplet work spanning interconnect PHYs to smart substrates
- Syenta Raises A$8.8M to Break AI’s Memory Wall with Next-Gen Chip Packaging Technology
- ASICLAND Initiates Two Chiplet SoC Development Contracts with Primemas Worth a Total of KRW 16 Billion
- OKI Develops Tiling crystal film bonding (CFB) Technology for Heterogeneous Integration of Optical Semiconductors onto 300 mm Silicon Wafers
- Cadence Accelerates Development of Billion-Gate AI Designs with Innovative Power Analysis Technology Built on NVIDIA