On chip voltage regulator IP for chiplets and SoCs
By Nick Flaherty, eeNews Europe (June 20, 2024)

Movellus has launched dynamic voltage regulator IP to provider more control of complex system on chip devices and chiplets.
Aeonic Power builds on the clock and sensing telemetry IP to provide granular control of voltage via regulators across different blocks. This will help to reduce power consumption and the thermal envelope, but can also address aging issues.
“We have moved from clocking to sensors, and this year we are coming out with power, they are all interrelated and build the infrastructure around the logic for an SoC,” Vikram Karvat, chief operating officer at Movellus tells eeNews Europe.
To read the full article, click here
Related Chiplet
- Optical Chiplet
- Reverse Gearbox Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
Related News
- Alphawave Semi Taped-Out Industry Leading 64Gbps UCIe™ IP on TSMC 3nm for the IP Ecosystem, Unleashing Next Generation of AI Chiplet Connectivity
- Alphawave Semi Delivers Cutting-Edge UCIe™ Chiplet IP on TSMC 3DFabric® Platform
- Sarcina Launches UCIe-A/S Packaging IP to Accelerate Chiplet Architectures
- The Future of Chip Integration: Fraunhofer IPMS Develops High-Density Chiplet Systems at the Wafer Level
Latest News
- Amkor Technology and NVIDIA Advance Strategic Partnership for AI Infrastructure
- Siemens expands agentic AI collaboration to tackle 3D IC power and thermal challenges with NVIDIA
- Photon Bridge Raises €10M to Tackle AI’s Emerging Laser Bottleneck
- Abacus Semiconductor and Aalto University Announce Research Cooperation on High-Speed Chiplet Interconnects
- UK Launches Semiconductor Catapult to Strengthen Sovereign Capabilities in AI Hardware and Defence