Chip Architectures Becoming Much More Complex With Chiplets
Options for how to build systems increase, but so do integration issues.
By Ed Sperling and Ann Mutschler, Semi Engineering (January 30th, 2025)
The migration from monolithic SoCs to chiplet-based designs is creating a confusing array of options and tradeoffs for design teams working at the leading edge, and the number of choices is only going to increase as third-party chiplets begin pouring into the market.
That hasn’t dampened the appetite for chiplets, however, which are deemed essential for future generations of semiconductors for several reasons.
To read the full article, click here
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related News
- Strategic alignment between imec and Japan’s ASRA aims to harmonize standardization of automotive chiplet architectures
- TIER IV joins imec’s Automotive Chiplet Program to accelerate chiplet-based architectures and AI accelerators for SDVs
- Sarcina Launches UCIe-A/S Packaging IP to Accelerate Chiplet Architectures
- Ayar Labs Unveils World's First UCIe Optical Chiplet for AI Scale-Up Architectures
Latest News
- CEA-Leti Presents Die-to-Wafer Hybrid Bonding At 1 μm Pitch, Removing Bottleneck for AI Hardware
- SEMIFIVE Showcases Advanced 3D-IC and Big Die Solutions for AI Semiconductor Innovation at SAFE™ Forum 2026
- Synopsys Advances Power and Performance for AI and Multi-Die Designs on Latest Samsung Foundry Processes at SAFE Forum 2026
- Cadence and Samsung Foundry Deepen 2nm and 3D‑IC Collaboration to Meet Surging AI Infrastructure and Physical AI Demand
- Credo Completes Acquisition of DustPhotonics