Chip Architectures Becoming Much More Complex With Chiplets
Options for how to build systems increase, but so do integration issues.
By Ed Sperling and Ann Mutschler, Semi Engineering (January 30th, 2025)
The migration from monolithic SoCs to chiplet-based designs is creating a confusing array of options and tradeoffs for design teams working at the leading edge, and the number of choices is only going to increase as third-party chiplets begin pouring into the market.
That hasn’t dampened the appetite for chiplets, however, which are deemed essential for future generations of semiconductors for several reasons.
To read the full article, click here
Related Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
Related News
- TIER IV joins imec’s Automotive Chiplet Program to accelerate chiplet-based architectures and AI accelerators for SDVs
- Sarcina Launches UCIe-A/S Packaging IP to Accelerate Chiplet Architectures
- ERS electronic Unveils Fully Automated 310 x 310mm Panel-Level Packaging System to Power AI and Chiplet Architectures
- Ayar Labs Unveils World's First UCIe Optical Chiplet for AI Scale-Up Architectures
Latest News
- Applied Materials and Besi Expand Strategic Partnership to Advance Next-Generation Packaging for AI Scaling
- ficonTEC & HTSI Announce Strategic Cooperation to Scale Advanced CPO Test Solutions in Taiwan
- SignatureIP Unveils IP Library for Chiplet-based AI, HPC and Data Center Systems
- AI Drives Larger, Denser Packaging, Raising New Challenges for Equipment Makers
- Hamamatsu Photonics develops inverted emission microscope "iPHEMOS®-DDX" for failure analysis of advanced semiconductor packages