Nvidia, TSMC, and advanced packaging realignment in 2025
By Majeed Ahmad, EDN (January 20, 2025)
Nvidia’s CEO Jensen Huang has made waves by saying that his company’s most advanced artificial intelligence (AI) chip, Blackwell, will transition from CowoS-S to CoWoS-L advanced packaging technology. That also shows how TSMC’s advanced packaging technology—chip on wafer on substrate (CoWoS)—is evolving to overcome interconnect battles inside large, powerful chips for AI and other high-performance computing (HPC) applications.
The CoWoS-S advanced packaging technology uses a single silicon interposer and through-silicon vias (TSVs) to facilitate the direct transmission of high-speed electrical signals between the die and the substrate. However, single silicon interposers often confront yield issues.
To read the full article, click here
Related Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Interconnect Chiplet
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related News
- After TSMC fab in Japan, advanced packaging facility is next
- Amkor and TSMC to Expand Partnership and Collaborate on Advanced Packaging in Arizona
- CHIPS for America Releases Vision for Approximately $3 Billion National Advanced Packaging Manufacturing Program
- Silicon Box Accelerates Industry Leadership With Production Commencement at its World Leading Advanced Packaging Facility and Series B Fundraising
Latest News
- SiMa.ai Expands Strategic Collaboration with Synopsys to Accelerate Automotive AI Innovation
- When Standards Enable Chiplets
- Multibeam Secures $31 Million in Series B Financing to Accelerate Global Deployment of E-Beam Lithography Production Solutions
- Alphawave Semi Highlights Why the Next Generation of AI Advances Demand Chiplet Architectures at EE Times: The Future of Chiplets
- CoAsia SEMI and Rebellions Join Forces to Jointly Develop Next-Generation AI Chiplet Based on REBEL