Nvidia, TSMC, and advanced packaging realignment in 2025
By Majeed Ahmad, EDN (January 20, 2025)
Nvidia’s CEO Jensen Huang has made waves by saying that his company’s most advanced artificial intelligence (AI) chip, Blackwell, will transition from CowoS-S to CoWoS-L advanced packaging technology. That also shows how TSMC’s advanced packaging technology—chip on wafer on substrate (CoWoS)—is evolving to overcome interconnect battles inside large, powerful chips for AI and other high-performance computing (HPC) applications.
The CoWoS-S advanced packaging technology uses a single silicon interposer and through-silicon vias (TSVs) to facilitate the direct transmission of high-speed electrical signals between the die and the substrate. However, single silicon interposers often confront yield issues.
To read the full article, click here
Related Chiplet
- Direct Chiplet Interface
- HBM3e Advanced-packaging chiplet for all workloads
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
- UCIe based 8-bit 48-Gsps Transceiver
- UCIe based 12-bit 12-Gsps Transceiver
Related News
- After TSMC fab in Japan, advanced packaging facility is next
- Amkor and TSMC to Expand Partnership and Collaborate on Advanced Packaging in Arizona
- CHIPS for America Releases Vision for Approximately $3 Billion National Advanced Packaging Manufacturing Program
- Silicon Box Accelerates Industry Leadership With Production Commencement at its World Leading Advanced Packaging Facility and Series B Fundraising
Latest News
- New Memory Architectures for SoCs and Multi-Die Systems
- Signal Integrity Plays Increasingly Critical Role In Chiplet Design
- ERS electronic Unveils Production, R&D Facility, and Competence Center for Advanced Packaging in Germany
- LQDX and Arizona State University Sign Semiconductor Packaging Collaboration Agreement
- Why UCIe is Key to Connectivity for Next-Gen AI Chiplets