Barriers To Chiplet Sockets
By Brian Bailey, Semiengineering (September 30th, 2024)
Perfection sometimes stands in the way of progress, and there is evidence this may be happening with chiplets. It may be time to slow down and make real progress.
Experts At The Table: Demand for chiplets is growing, but debate continues about whether standards and general-purpose chiplets will kick-start the commercialization boom, or whether success will come through customization of those chiplets. Semiconductor Engineeering sat down these an other related issues with with Elad Alon, CEO of Blue Cheetah; Mark Kuemerle, vice president of technology at Marvell; Kevin Yee, senior director of IP and ecosystem marketing at Samsung; Sailesh Kumar, CEO of Baya Systems; and Tanuja Rao, executive director, business development at Synopsys. What follows are excerpts of that discussion, which was held at the Design Automation Conference. To view part one of this discussion, click here. Part two is here.
Related Chiplet
- Direct Chiplet Interface
- HBM3e Advanced-packaging chiplet for all workloads
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
- UCIe based 8-bit 48-Gsps Transceiver
- UCIe based 12-bit 12-Gsps Transceiver
Related News
- Yole Group’s Latest Market Research Returns to Chiplet Summit
- Credo Technology Group to Exhibit at Chiplet Summit 2024
- Tenstorrent RISC-V and Chiplet Technology Selected to Build the Future of AI in Japan
- Silicon Box to build €3.2 billion Italian chiplet factory
Latest News
- Arteris Deployed by Menta for Edge AI Chiplet Platform
- IP players prominent in chiplet’s 2024 diary
- Intel Announces Retirement of CEO Pat Gelsinger
- Rebellions and SAPEON Korea Complete Merger, Launching Korea’s First AI Chip Unicorn
- MZ Technologies unveils roadmap for its integrated chiplet/packaging Co-Design EDA tool