Defining The Chiplet Socket
The industry may have started with the wrong approach for enabling a third-party chiplet ecosystem, but who will step in and fix it?
By Brian Bailey, semiengineering.com (August 29th, 2024)
Experts At The Table: The semiconductor industry has been buzzing with the possibilities surrounding chiplets, but so far this packaging technology has been confined to large semiconductor companies that are vertically integrated. The industry has been attempting to open this up to a broader group of people. To work out what this means for chiplets, and what standardization will be required, Semiconductor Engineering sat down with Elad Alon, CEO Blue Cheetah; Mark Kuemerle, vice president of technology at Marvell; Kevin Yee, senior director of IP and ecosystem marketing at Samsung; Sailesh Kumar, CEO of Baya Systems; and Tanuja Rao, executive director, business development at Synopsys. What follows are excerpts of that discussion, which was held at the Design Automation Conference.
To read the full article, click here
Related Chiplet
- Direct Chiplet Interface
- HBM3e Advanced-packaging chiplet for all workloads
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
- UCIe based 8-bit 48-Gsps Transceiver
- UCIe based 12-bit 12-Gsps Transceiver
Related News
- Cadence Collaborates with Arm to Jumpstart the Automotive Chiplet Ecosystem
- Getting the Most Out of ATE Test Seconds in the Chiplet Age
- Jumpstarting The Automotive Chiplet Ecosystem
- YorChip predicts 2026 will be the year of the chiplet
Latest News
- Advanced Packaging Moving At Breakneck Pace
- OKI Achieves 3D Integration of Thin-Film Analog ICs Using CFB Technology in Collaboration with Nisshinbo Micro Devices
- Automotive Chiplet Ecosystem Heralds Agility and Flexibility
- Celestial AI Announces Appointment of Semiconductor Industry Icon Lip-Bu Tan to Board of Directors
- MRSI Mycronic announces advanced high-speed 1μm die bonder MRSI-LEAP for ultra-high-volume manufacturing of AI optical module applications