Defining The Chiplet Socket
The industry may have started with the wrong approach for enabling a third-party chiplet ecosystem, but who will step in and fix it?
By Brian Bailey, semiengineering.com (August 29th, 2024)
Experts At The Table: The semiconductor industry has been buzzing with the possibilities surrounding chiplets, but so far this packaging technology has been confined to large semiconductor companies that are vertically integrated. The industry has been attempting to open this up to a broader group of people. To work out what this means for chiplets, and what standardization will be required, Semiconductor Engineering sat down with Elad Alon, CEO Blue Cheetah; Mark Kuemerle, vice president of technology at Marvell; Kevin Yee, senior director of IP and ecosystem marketing at Samsung; Sailesh Kumar, CEO of Baya Systems; and Tanuja Rao, executive director, business development at Synopsys. What follows are excerpts of that discussion, which was held at the Design Automation Conference.
To read the full article, click here
Related Chiplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related News
- Outlook 2025: Embracing the chiplet journey
- European Chiplet Innovation: APECS Pilot Line starts Operation in the Framework of the EU Chips Act
- Fraunhofer IAF expands technology capabilities for chiplet innovations within the APECS pilot line
- Cadence Rolls Out System Chiplet to Reorganize the SoC
Latest News
- BOS Semiconductors and Tenstorrent Partner to Build an Open Chiplet Ecosystem
- Astera Labs to Acquire aiXscale Photonics
- YorChip announces Universal PHY™ PPA and introduces Open PHY to jumpstart broader market
- PGC Integrates 2.5D/3D Advanced Packaging Technology to Break the “Memory Wall” and Accelerate AI/HPC ASIC Innovation
- Tenstorrent Announces Open Chiplet Atlas™ Ecosystem to Accelerate and Standardize an Open Chiplet Ecosystem