Ayar Labs Names Mark Wade CEO
Co-Founder Wade appointed as CEO to drive next phase of Ayar Labs’ growth, accelerate industry adoption of optical I/O
SANTA CLARA, Calif. – December 12, 2023 – Ayar Labs, a leader in silicon photonics for chip-to-chip connectivity, today announced the appointment of co-founder and CTO Mark Wade to serve as its new Chief Executive Officer (CEO). Wade succeeds Charles Wuischpard who will continue to serve in an advisory capacity over the coming weeks before he transitions out of the company in mid-January.
“I’m humbled and honored to take on the role of CEO for Ayar Labs,” Wade said. “There is a growing sense of momentum across the industry as it becomes increasingly clear that optical I/O enables large-scale AI compute and other data intensive workloads to operate at bandwidths, energy efficiencies, and latencies that are unachievable through electrical based interconnect technology. I look forward to guiding our incredible team to capitalize on this opportunity, enabling our customers to realize the full potential of in-package optical I/O, and helping the company accelerate into our next growth phase.”
“Mark’s deep understanding of Ayar Labs’ technology and its application is shaped by a breadth of industry and customer engagements that make him the ideal leader to carry the company forward to its next stage of growth. At the same time, I would like to thank Charlie for his tremendous leadership and contributions to the company over the past five years, and for his ongoing guidance to ensure a seamless leadership transition in the coming weeks,” said Matt Hershenson, partner and co-founder of Playground Global.
Mark Wade is recognized as a pioneer in photonics technologies and, prior to founding Ayar Labs, led the team that designed the optics in the world’s first processor to communicate using light. He and his co-founders invented breakthrough technology at MIT and UC Berkeley from 2010-2015 which led to the formation of Ayar Labs.
“With strategic investments from NVIDIA, Hewlett Packard Pathfinder, Intel Capital and several others, Ayar Labs is deeply partnered with the commercial ecosystem and well positioned to scale to meet the high-volume opportunity we see with in-package optical I/O. 2023 has been an impressive year of progress for the company and I look forward to Mark and the team building on this in 2024 and beyond,” said Will Graves, Chief Investment Officer at Boardman Bay Capital Management, which led Ayar Labs’ Series C funding.
“Mark has been instrumental in building a strong foundation for Ayar Labs and this is a natural progression in an extraordinary journey for both him and the company,” Wuischpard said. “My focus since I joined Ayar Labs was to put the company on the path to long-term growth. With the incredible progress we have made over the past two years in particular, this feels like the right inflection point to make this transition and I couldn’t be more excited to see Mark lead the next phase of the company’s growth as CEO.”
Ayar Labs is leading the silicon photonics revolution. Earlier this year, the company showcased the industry’s first 4 terabit-per-second (Tbps) optical solution, moving data from one TeraPHY™ optical I/O chiplet to another at 2 Tbps in each direction powered by Ayar Labs’ SuperNova™ light source. The company is able to achieve this data transfer at very low latency (5ns per chiplet + TOF) and using less than 5 pJ/bit (10W), a high level of energy efficiency that provides the power density and performance per watt needed for data-intensive workloads such as generative AI, machine learning, and more while also supporting novel disaggregated compute and memory architectures.
The past two years have marked a momentous period for the company, with an exciting line-up of customers and market opportunities. The company recently demonstrated its in-package optical I/O solution integrated with Intel’s industry-leading Agilex® FPGA technology. This new optically-enabled FPGA promises 5x the current industry bandwidth at 5x lower power and 20x lower latency, all packaged in a common PCIe card form factor.
The company was recently honored with Fast Company’s 2023 Next Big Things in Tech Award. Other accolades include EE Times’ Silicon 100: Startups Worth Watching in 2023, CRN’s The 10 Hottest Semiconductor Startups of 2023 (So Far), and Forbes’ America’s Best Startup Employers list.
Mark Wade
About Ayar Labs
Ayar Labs is using light to disrupt traditional compute power and performance curves, enabling the next design breakthroughs for the growth of generative AI, disaggregated data centers, 6G, phased array sensory systems and more. Ayar Labs’ patented approach uses silicon photonics techniques to replace traditional electrical-based I/O with high-speed, highly efficient, low-latency optical interconnect chiplets and multi-wavelength light sources. The company was founded in 2015 and is funded by a number of domestic and international venture capital firms, as well as strategic investors such as GlobalFoundries, Hewlett Packard Pathfinder, Intel Capital, Lockheed Martin Ventures and NVIDIA. For more information, visit www.ayarlabs.com.
Related Chiplet
- Direct Chiplet Interface
- HBM3e Advanced-packaging chiplet for all workloads
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
- UCIe based 8-bit 48-Gsps Transceiver
- UCIe based 12-bit 12-Gsps Transceiver
Related News
- Ayar CEO: ‘Copper Is Already Broken; Agentic AI Will Require Optical I/O’
- Ayar Labs CEO: Optical Chiplets Coming to SOCs Soon
- Ayar Labs Showcases 4 Tbps Optically-enabled Intel FPGA at Supercomputing 2023
- Ayar Labs Adds Silicon Industry Veterans to Accelerate Growth
Latest News
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- Silicon Box welcomes European Commission approval of €1.3 billion Italian State aid measure to support new advanced packaging facility in Novara
- Fraunhofer IMS Takes a Key Role in Establishing the APECS Pilot Line
- EdgeCortix Joins AI-RAN Alliance to Accelerate the Integration of AI and Next-gen RAN Infrastructure
- Cadence Rolls Out System Chiplet to Reorganize the SoC