Ayar Labs CEO: Optical Chiplets Coming to SOCs Soon
By Agam Shah, HPCwire (October 22, 2024)
In AI, time is money. Top AI players are spending billions to create computing infrastructures to satisfy that need for speed. However, these companies are bottlenecked by computing constraints at the chip, memory, and I/O levels, which are slowing down AI. In that regard, startup Ayar Labs is in the right place at the right time.
Ayar Labs has another solution: to replace electrical wires with pulses of light for complex chips and memory to communicate faster over short distances. That will improve the utilization of systems and result in more revenue and productivity.
Ayar Labs’ products are almost ready for prime time, and CEO Mark Wade sat down with HPCwire to discuss the company’s products and path forward.
To read the full article, click here
Related Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
Related News
- Ayar Labs Names Mark Wade CEO
- Ayar CEO: ‘Copper Is Already Broken; Agentic AI Will Require Optical I/O’
- Ayar Labs Showcases 4 Tbps Optically-enabled Intel FPGA at Supercomputing 2023
- Ayar Labs Adds Silicon Industry Veterans to Accelerate Growth
Latest News
- Applied Materials and Besi Expand Strategic Partnership to Advance Next-Generation Packaging for AI Scaling
- ficonTEC & HTSI Announce Strategic Cooperation to Scale Advanced CPO Test Solutions in Taiwan
- SignatureIP Unveils IP Library for Chiplet-based AI, HPC and Data Center Systems
- AI Drives Larger, Denser Packaging, Raising New Challenges for Equipment Makers
- Hamamatsu Photonics develops inverted emission microscope "iPHEMOS®-DDX" for failure analysis of advanced semiconductor packages