Ayar CEO: ‘Copper Is Already Broken; Agentic AI Will Require Optical I/O’
By Sally Ward-Foxton, EETimes (October 7, 2024)
SAN JOSE, California—At the AI Hardware Summit, Ayar Labs CEO Mark Wade presented the results of a sophisticated simulation of large-scale inference systems built by the company to assess what will be required to make next-generation versions of generative AI models economical.
The results show that optical die-to-die interconnects, like Ayar’s technology, will be required to scale LLM inference for next-gen models in a way that makes economic sense. The simulator also provides a useful way to assess the current state of so-called “tokenomics” (the economics of providing and building products on LLM inference APIs).
To read the full article, click here
Related Chiplet
- High-Density Electronic-Photonic Chiplet
- Optical Chiplet
- Reverse Gearbox Chiplet
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- Ncore Multi-Die Interconnect IP
Related News
- Ayar Labs CEO: Optical Chiplets Coming to SOCs Soon
- Ayar Labs Names Mark Wade CEO
- Ayar Labs to Showcase Optical Interconnect Solutions to Redefine AI Infrastructure at OFC 2024
- Intel Demonstrates First Fully Integrated Optical I/O Chiplet
Latest News
- Staera Semiconductor Emerges from Stealth with US$4.6 Million to Build Light into the Chip and Break AI's Data Bottleneck
- Vertical Compute expands partnership with imec to accelerate commercial manufacturing of Vertically Integrated Memory (VIM)
- Imec advances Europe's silicon interposer technology capabilities through NanoIC pilot line, paving the way for open chiplet design
- SCHMID Group Secures Key Wet-Process Equipment Order for South Asia’s First Glass Core Substrate Manufacturing Facility
- EV Group Helps Accelerate Qubit Scaling for Quantum Computing Through Advanced Packaging Expertise