Ayar CEO: ‘Copper Is Already Broken; Agentic AI Will Require Optical I/O’
By Sally Ward-Foxton, EETimes (October 7, 2024)

SAN JOSE, California—At the AI Hardware Summit, Ayar Labs CEO Mark Wade presented the results of a sophisticated simulation of large-scale inference systems built by the company to assess what will be required to make next-generation versions of generative AI models economical.
The results show that optical die-to-die interconnects, like Ayar’s technology, will be required to scale LLM inference for next-gen models in a way that makes economic sense. The simulator also provides a useful way to assess the current state of so-called “tokenomics” (the economics of providing and building products on LLM inference APIs).
To read the full article, click here
Related Chiplet
- High-Density Electronic-Photonic Chiplet
- Integrated voltage regulator (IVR) chiplet
- High-performance connectivity chiplets
- eFPGA Chiplet
- DPIQ Tx PICs
Related News
- Ayar Labs CEO: Optical Chiplets Coming to SOCs Soon
- Ayar Labs Names Mark Wade CEO
- Ayar Labs to Showcase Optical Interconnect Solutions to Redefine AI Infrastructure at OFC 2024
- Intel Demonstrates First Fully Integrated Optical I/O Chiplet
Latest News
- AI Data Centers Push Silicon Photonics Toward 300-mm Scale
- TYLsemi De-Risks Chiplets With New Business Model
- Cadence Introduces AuraStack AI Super Agent, the World’s First Agentic AI Platform for PCB and Advanced Packaging
- Saras Micro Devices Strengthens Senior Leadership Team to Scale Advanced Packaging Technology and Customer Growth
- TYLsemi Raises $43 Million to Launch First Full-Stack Chiplet Platform for Custom AI Silicon