Advanced Packaging Driving New Collaboration Across Supply Chain
Rising complexity is changing the way companies engage and interact, but long-standing barriers in communication, culture, and IP protection are slowing progress.
By Gregory Haley, SemiEngineering (October 24th, 2024)
The semiconductor industry is undergoing a profound shift in packaging technologies to ones that rely on close collaboration among multiple stakeholders to solve intricate, multi-faceted, and extraordinarily complex problems.
At the heart of this change is the convergence of heterogeneous integration, chiplets, and 3D stacking. Heterogeneous approaches allow companies to combine different technologies — such as logic, memory, analog, and RF — into one package, improving both performance and cost efficiency. It also allows them to target specific domains or workloads, leveraging chiplets and pre-integrated modules that can be assembled into a unified system.
Chiplets enable companies to mix and match different silicon processes on separate dies. But achieving this modularity requires tight coordination across the ecosystem — from substrate design and interposer development to assembly and testing. Put simply, no single company can manage every aspect of the development cycle, no matter how large or advanced they are.
To read the full article, click here
Related Chiplet
- Direct Chiplet Interface
- HBM3e Advanced-packaging chiplet for all workloads
- UCIe AP based 8-bit 170-Gsps Chiplet Transceiver
- UCIe based 8-bit 48-Gsps Transceiver
- UCIe based 12-bit 12-Gsps Transceiver
Related News
- Advanced Packaging Drives New Memory Solutions for the AI Era
- KLA Unveils Comprehensive IC Substrate Portfolio for a New Era of Advanced Semiconductor Packaging
- ISE Labs Investment Secures the Establishment of New Site for Semiconductor Packaging and Test in Mexico
- Silicon Box welcomes European Commission approval of €1.3 billion Italian State aid measure to support new advanced packaging facility in Novara
Latest News
- Honda and Renesas Sign Agreement to Develop High-Performance SoC for Software-Defined Vehicles
- Advanced Packaging Driving New Collaboration Across Supply Chain
- FormFactor Expands Partnership with Advantest
- GUC Taped Out UCIe 40Gbps IP using Adaptive Voltage Scaling (AVS)
- Biden-Harris Administration Announces Arizona State University Research Park as Planned Site for Third CHIPS for America R&D Flagship Facility