SiPho PIC
A SiPho PIC (Silicon Photonics Photonic Integrated Circuit) is a photonic chip that integrates optical components such as waveguides, modulators, detectors, filters, and multiplexers onto a silicon-based substrate. Unlike traditional electronic integrated circuits that manipulate electrons, SiPho PICs manipulate and transmit information using photons (light).
Silicon photonics combines:
- the scalability and manufacturing ecosystem of CMOS semiconductor fabrication,
- with the bandwidth and energy-efficiency advantages of optical communication.
SiPho PICs have become a foundational technology for:
- hyperscale data centers,
- AI infrastructure,
- optical transceivers,
- co-packaged optics (CPO),
- LiDAR,
- sensing,
- quantum photonics,
- and high-performance computing interconnects.
Background
The concept of photonic integrated circuits emerged as an optical counterpart to electronic integrated circuits. Researchers envisioned integrating multiple optical functions onto a single chip similarly to how transistors are integrated into electronic ICs.
Silicon photonics gained momentum in the 2000s due to:
- advances in CMOS lithography,
- the emergence of silicon optical modulators,
- and growing bandwidth limitations of copper interconnects.
The technology leverages silicon-on-insulator (SOI) wafers, where optical waveguides are etched into silicon layers that efficiently guide infrared light.
Related News
- Credo Completes Acquisition of DustPhotonics
- Credo Agrees to Acquire DustPhotonics, Accelerating Expansion into Silicon Photonics and Next Generation Optical Connectivity
- Credo Joins Open CPX MSA Organization
- Tower Semiconductor Announces New CPO Foundry Technology Available On Tower’s Leading Sipho and EIC Optical Platforms
- NewPhotonics® and Tower Semiconductor Begin High-Volume Shipments of Laser-Integrated, Serviceable Optical Engine PICs for Scale-Out and Scale Up AI Interconnect
Featured Content
- Powerlattice Demonstrates Industry’s First Monolithic IVR Chiplet to Break the AI Power Wall
- Von Aredenne Addresses Semiconductor Panel-Level Packaging Market with New HiPIMS Deposition Solution
- The AI Packaging Challenge: 5 Reasons Panels Are Gaining Momentum
- PFN and Tenstorrent Selected for NEDO Project on “xPU Design and Development Incorporating Photonics Electronics Integration Technology”
- Embodied Emissions of 2.5D and 3D Scaling in Chipletized GPUs for Low-Carbon AI
- One Abstraction, Many Transports: Push-Mode Communication from Chiplet to Rack
- Advancing Chiplet Flexibility Updates in 2.0 OCE Transaction and Link Layer Specification
- GTC '26 - Berlin | Long-running, multi-tool Fuse Agents for 3D IC workflows
- Tenstorrent Releases Open Source Beta of the Open Chiplet Atlas® (OCA) Harness
- Building Out Advanced Packaging Portfolio, JCET Delivers Steady Revenue Growth and Improved Profitability in Q3 YTD 2026
- Egis Group and SiPearl Sign Strategic Cooperation and Investment Agreements to Expand Opportunities on a Global Scale
- Unigen Expands AI Module and Server Compute Collaboration to EdgeCortix RAIDEN Platform
- Securing the Open Chiplet Ecosystem Defining a Common Security Architecture for FCSA
- Amkor Technology and NVIDIA Advance Strategic Partnership for AI Infrastructure
- Siemens expands agentic AI collaboration to tackle 3D IC power and thermal challenges with NVIDIA