NPO (Near-Packaged Optics)
Near-Packaged Optics (NPO) is an optical interconnect architecture in which optical engines are placed in close physical proximity to a switch ASIC, AI accelerator, CPU, GPU, or networking processor within the same system or package environment. The objective of NPO is to reduce the electrical trace length between high-speed silicon and optical transceivers, thereby improving bandwidth density, signal integrity, and power efficiency.
NPO is considered an intermediate architectural step between traditional pluggable optical transceivers and fully integrated Co-Packaged Optics (CPO) systems.
The technology is increasingly used in:
- AI infrastructure,
- hyperscale data centers,
- high-performance computing (HPC),
- Ethernet switching,
- and next-generation scale-out networking.
Background
As networking bandwidth has increased from:
- 100G,
- to 400G,
- 800G,
- 1.6T,
- and beyond,
traditional electrical interconnects based on copper traces and pluggable optics have encountered growing limitations in:
- signal loss,
- power consumption,
- PCB complexity,
- retimer requirements,
- and thermal management.
Modern AI clusters require massive interconnect bandwidth between:
- GPUs,
- AI accelerators,
- switches,
- and memory systems.
Electrical SerDes operating at 112G PAM4 and future 224G signaling increasingly suffer from insertion loss over long PCB traces. This has accelerated industry interest in bringing optics physically closer to the compute silicon.
Near-Packaged Optics emerged as a compromise architecture that provides many of the benefits of Co-Packaged Optics while avoiding some of the packaging and serviceability challenges of full optical co-packaging.
Architecture
General Concept
In an NPO system:
- the switch ASIC or accelerator remains packaged conventionally,
- while optical engines are mounted nearby on the same board, substrate, or interposer region.
Electrical connections between the ASIC and optics are significantly shortened compared to traditional pluggable modules.
Main Components
Switch ASIC or Accelerator
The primary compute or networking silicon device.
Examples:
- Ethernet switch ASICs,
- AI accelerators,
- GPUs,
- XPUs,
- HPC processors.
Optical Engines
Compact optical modules containing:
- photonic integrated circuits (PICs),
- modulators,
- photodetectors,
- laser interfaces,
- driver ICs,
- and transimpedance amplifiers (TIAs).
These engines often rely on:
- silicon photonics (SiPh),
- indium phosphide (InP),
- or hybrid photonic technologies.
Electrical Interfaces
High-speed electrical SerDes links connect the ASIC to the optical engine.
Typical signaling technologies include:
- 112G PAM4,
- 224G PAM4,
- future ultra-high-speed SerDes standards.
Fiber Connectivity
Optical fibers connect the optical engines to external network infrastructure.
Fiber attachment methods include:
- MPO connectors,
- fiber arrays,
- edge coupling,
- and grating couplers.
Related News
- NewPhotonics® Introduces Industry-First Serviceable Near-Packaged Optics (NPO) Chiplet Solution with Interoperability for 1.6T
- Polaris Electro-Optics Secures $50M Series B to Scale Next-Gen Optical Engine Platform for AI Infrastructure
- Crealights and GlobalFoundries Deepen Global Strategic Partnership
- Credo Joins Open CPX MSA Organization
- China Accounts for 56% of Global Optical Module Manufacturing; Short-Term Supply Chain Decoupling Unlikely Under Potential U.S. Restrictions
Featured Content
- Micas Networks Expands Company-Operated Manufacturing to Scale Commercial CPO
- SoC and NoC in the Chiplet Era: Understanding Modern SoC Architecture
- Chiplet Identity and Roots of Trust in FCSA Systems: An Architecture-Agnostic Security View
- From Chiplet Design to Physical Reality: Why AI Hardware Needs Continuous Engineering Intelligence
- Polaris Electro-Optics Secures $50M Series B to Scale Next-Gen Optical Engine Platform for AI Infrastructure
- Arteris Accelerates Industry Transition to Multi-Die Chiplet-Based Architecture
- Predicting Cure Evolution and Thermal Endurance of a Highly Filled Epoxy Underfill for Advanced Packaging
- A Unified Interconnection Network for Chiplet-Based Scaling of the BrainScaleS Neuromorphic System
- Fujitsu launches made-in-Japan next-generation CPU FUJITSU-MONAKA and Fujitsu MONAKA Server for sovereign AI infrastructure
- Signaloid joins Open Chiplet Atlas Alliance and Announces Plans to Make Its UxHw ASICs Available via OCA Ecosystem
- Lorentz Solution Jointly Presents with NVIDIA on Automated Large-Scale Chip-Level 3D EM Extraction and Sign-off of Ultra-High-Speed Silicon Photonics and IC/3DIC Designs at 2026 TSMC OIP
- Alchip Technologies Showcases Advanced ASIC Design and Packaging at AI Infra Summit 2026
- NcodiN Appoints Carlo Guareschi as Chief Business Officer, Yacine Halioua as Chief Product Officer, and Zachary Cho as General Manager, France
- From Transistors to AI: The Chiplet Revolution with Ramune Nagisetty
- Scaling AI with Chiplets & CPO