Die-to-Wafer (D2W)
Die-to-Wafer (D2W) is an advanced semiconductor packaging and 3D integration technique in which individual semiconductor dies are bonded onto a target wafer. Unlike traditional wafer-to-wafer (W2W) bonding, where two complete wafers are joined together, D2W allows only selected dies—typically known-good dies (KGD)—to be integrated onto a wafer. This significantly improves manufacturing yield and enables heterogeneous integration.
D2W vs W2W
| Characteristic | Die-to-Wafer (D2W) | Wafer-to-Wafer (W2W) |
|---|---|---|
| Bonding unit | Individual dies | Entire wafers |
| Yield | Higher (KGD selection) | Lower when one wafer contains defects |
| Throughput | Lower | Higher |
| Heterogeneous integration | Excellent | Limited |
| Chiplet support | Ideal | Less flexible |
| Manufacturing complexity | Higher | Lower |
W2W offers superior throughput because complete wafers are bonded in a single operation. However, if either wafer contains defective dies, yield losses can be significant. D2W addresses this issue by allowing only tested, functional dies to be assembled.
Related Blogs
Related News
- NanoIC opens access to first-ever fine-pitch RDL and D2W hybrid bonding interconnect PDKs
- EV Group Highlights Hybrid Bonding, Layer Transfer and Lithography Technologies for Heterogeneous Integration and Device Scaling at SEMICON West 2026
- CEA-Leti Presents Die-to-Wafer Hybrid Bonding At 1 μm Pitch, Removing Bottleneck for AI Hardware
- EV Group Highlights Hybrid Bonding, Layer Transfer and Maskless Lithography Technologies for Heterogeneous Integration and Advanced Packaging at ECTC 2026
- NHanced Semiconductors & the University of Florida to Present on Hybrid Bonding Reliability at the 2026 Electronic Components & Technology Conference in Orlando
Featured Content
- Chiplets at the Edge: How Modular SoCs Redefine Performance Per Watt
- Visitech Launches 1-micron Maskless Photohead for Advanced Packaging
- GlobalFoundries reaches agreement to establish U.S.-based supply of silicon interposers for advanced AI packaging
- Applied Materials and Intel Collaborate to Accelerate Chipmaking Innovations for AI-Driven Computing
- Mark Papermaster at World Summit AI 2026 Talks Holistic Computing, Chiplets and AI Sovereignty
- BOS Semiconductors to Support MIRISE Technologies’ Automotive Chiplet R&D Project
- Chiplet Modularity Is Becoming Part of the AI Architecture
- Hierarchies Of Interconnects Are As Important As Compute And Memory
- Divide and conquer: Scalable performance and energy in MCM GPUs
- A Composable AI-Accelerated Iterative Solver for 3D-IC Thermal Modeling
- Global Electronics Association and Fraunhofer Group for Microelectronics Sign MoU to Support Advanced Packaging Industrial Adoption
- UALink over UCIe 3.0: Maximizing Performance for Chiplet-based Designs
- Silicon Box Ships 1 Billion Units, 2 Billion Year-End Production Target
- Physical AI Doesn't Just Scale Up. It Scales Out.
- Ayar Labs and GUC Complete Successful Thermal Co-Simulation Testing of Co-Packaged Optics