Die-to-Wafer (D2W)
Die-to-Wafer (D2W) is an advanced semiconductor packaging and 3D integration technique in which individual semiconductor dies are bonded onto a target wafer. Unlike traditional wafer-to-wafer (W2W) bonding, where two complete wafers are joined together, D2W allows only selected dies—typically known-good dies (KGD)—to be integrated onto a wafer. This significantly improves manufacturing yield and enables heterogeneous integration.
D2W vs W2W
| Characteristic | Die-to-Wafer (D2W) | Wafer-to-Wafer (W2W) |
|---|---|---|
| Bonding unit | Individual dies | Entire wafers |
| Yield | Higher (KGD selection) | Lower when one wafer contains defects |
| Throughput | Lower | Higher |
| Heterogeneous integration | Excellent | Limited |
| Chiplet support | Ideal | Less flexible |
| Manufacturing complexity | Higher | Lower |
W2W offers superior throughput because complete wafers are bonded in a single operation. However, if either wafer contains defective dies, yield losses can be significant. D2W addresses this issue by allowing only tested, functional dies to be assembled.
Related Blogs
Related News
- NanoIC opens access to first-ever fine-pitch RDL and D2W hybrid bonding interconnect PDKs
- CEA-Leti Presents Die-to-Wafer Hybrid Bonding At 1 μm Pitch, Removing Bottleneck for AI Hardware
- EV Group Highlights Hybrid Bonding, Layer Transfer and Maskless Lithography Technologies for Heterogeneous Integration and Advanced Packaging at ECTC 2026
- NHanced Semiconductors & the University of Florida to Present on Hybrid Bonding Reliability at the 2026 Electronic Components & Technology Conference in Orlando
- EV Group Highlights Hybrid and Fusion Bonding, Layer Transfer and Maskless Lithography Technologies for Advanced Semiconductor Memory and Packaging at SEMICON Korea 2026
Featured Content
- Unstacking the Future: Navigating the 3D IC Frontier
- China Accounts for 56% of Global Optical Module Manufacturing; Short-Term Supply Chain Decoupling Unlikely Under Potential U.S. Restrictions
- Socionext Joins imec's Autonomous Edge Chiplet Program (AECP)
- CEA-Leti Pushes Stacking Roadmap as AI Runs Into Memory and Power Limits
- Department of Commerce Announces Letters of Intent With 7 Companies for $874 Million to Accelerate Semiconductor R&D for the Compute Supply Chain
- 2026 DRAM and Advanced Packaging Master Class
- Multi-Die, Multiphysics, and the New Rules of Chip Design
- Micross to Acquire AEMtec, Significantly Expanding European Footprint in Advanced Packaging and Optoelectronics
- Intel’s U.S. Advanced Packaging Enables Next-Generation AI Semiconductors
- Eliyan Achieves Unicorn Status with $145 Million Series C to Advance Electro-optical Interconnects for AI Infrastructure
- GlobalFoundries signs letter of intent with the U.S. Department of Commerce for a $300 million award to accelerate U.S. silicon photonics leadership
- Imagination & Chiplets: Scaling System Design Beyond the Monolithic SoC
- Qnity Strengthens Long-Term Innovation and Advanced Packaging Roadmap
- Multibeam Secures First Taiwan Order for Newly Launched MBX Platform – The Company’s Second Generation Multi-Column E-Beam Lithography System
- From Co-Packaged Optics to Nanolasers: Photonics Moves Inward